ITC 2004:
Charlotte,
NC,
USA
Proceedings 2004 International Test Conference (ITC 2004), October 26-28, 2004, Charlotte, NC, USA.
IEEE 2003, ISBN 0-7803-8581-0 BibTeX
Cover
Introduction
Session 1:
Plenary
Session 2:
Microprocessor Test
- Benoit Provost, Chee How Lim, Mo Bashir, Ali Muhtaroglu, Tiffany Huang, Kathy Tian, Mubeen Atha, Cangsang Zhao, Harry Muljono:
AC IO Loopback Design for High Speed µProcessor IO Test.
23-30
Electronic Edition (link) BibTeX
- Jing Zeng, Magdy S. Abadir, A. Kolhatkar, G. Vandling, Li-C. Wang, Jacob A. Abraham:
On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design.
31-37
Electronic Edition (link) BibTeX
- David M. Wu, Mike Lin, Madhukar Reddy, Talal Jaber, Anil Sabbavarapu, Larry Thatcher:
An Optimized DFT and Test Pattern Generation Strategy for an Intel High Performance Microprocessor.
38-47
Electronic Edition (link) BibTeX
Session 3:
Logic BIST
Session 4:
BIST for Jitter
- Takahiro J. Yamaguchi, Masahiro Ishida, Kiyotaka Ichiyama, Mani Soma, Christian Krawinkel, Katsuaki Ohsawa, Masao Sugai:
A Real-Time Jitter Measurement Board for High-Performance Computer and Communication Systems.
77-84
Electronic Edition (link) BibTeX
- Karen Taylor, Bryan Nelson, Alan Chong, Hieu Nguyen, Henry C. Lin, Mani Soma, Hosam Haggag, Jeff Huard, Jim Braatz:
Experimental Results for High-Speed Jitter Measurement Technique.
85-94
Electronic Edition (link) BibTeX
- Stephen K. Sunter, Aubin Roy, Jean-Francois Cote:
An Automated, Complete, Structural Test Solution for SERDES.
95-104
Electronic Edition (link) BibTeX
Session 5:
Memory Testing
- Benjamin M. Mauck, Vishnumohan Ravichandran, Usman Azeez Mughal:
A Design for Test Technique for Parametric Analysis of SRAM: On-Die Low Yield Analysis.
105-113
Electronic Edition (link) BibTeX
- A. J. van de Goor, Said Hamdioui, Rob Wadsworth:
Detecting Faults in the Peripheral Circuits and an Evaluation of SRAM Tests.
114-123
Electronic Edition (link) BibTeX
- Chin-Lung Su, Rei-Fu Huang, Cheng-Wen Wu, Chien-Chung Hung, Ming-Jer Kao, Yeong-Jar Chang, Wen Ching Wu:
MRAM Defect Analysis and Fault Modeli.
124-133
Electronic Edition (link) BibTeX
Session 6:
Failure Characterization Methods for IC Diagnosis
- Stas Polonsky, Keith A. Jenkins, Alan J. Weger, Shinho Cho:
CMOS IC diagnostics using the luminescence of OFF-state leakage currents.
134-139
Electronic Edition (link) BibTeX
- Peilin Song, Franco Stellari, Alan J. Weger, Tian Xia:
A Novel Scan Chain Diagnostics Technique Based on Light Emission from Leakage Current.
140-147
Electronic Edition (link) BibTeX
- Vijay Reddy, John Carulli, Anand T. Krishnan, William Bosch, Brendan Burgess:
Impact of Negative Bias Temperature Instability on Product Parametric Drift.
148-155
Electronic Edition (link) BibTeX
Session 7:
Board and System Test:
At-Speed and Bounce-Free
Session 8:
Methods and Strategies for Optimal Test
- Manu Rehani, David Abercrombie, Robert Madge, Jim Teisher, Jason Saw:
ATE Data Collection - A comprehensive requirements proposal to maximize ROI of test.
181-189
Electronic Edition (link) BibTeX
- Jonathan Hops, Brian Swing, Brian Phelps, Bruce Sudweeks, John Pane, James Kinslow:
Non-Deterministic DUT Behavior During Functional Testing of High Speed Serial Busses: Challenges and Solutions.
190-196
Electronic Edition (link) BibTeX
- Peter Patten:
Divide and Conquer based Fast Shmoo algorithms.
197-202
Electronic Edition (link) BibTeX
- Robert Madge, Brady Benware, Ritesh P. Turakhia, W. Robert Daasch, Chris Schuermyer, Jens Ruffler:
In Search of the Optimum Test Set - Adaptive Test Methods for Maximum Defect Coverage and Lowest Test Cost.
203-212
Electronic Edition (link) BibTeX
Session 9:
In Search of Small Delay Defects
- Bram Kruseman, Ananta K. Majhi, Guido Gronthoud, Stefan Eichenberger:
On Hazard-free Patterns for Fine-delay Fault Testing.
213-222
Electronic Edition (link) BibTeX
- Wangqi Qiu, Jing Wang, D. M. H. Walker, Divya Reddy, Zhuo Li, Weiping Shi, Hari Balachandran:
K Longest Paths Per Gate (KLPG) Test Generation for Scan-Based Sequential Circuits.
223-231
Electronic Edition (link) BibTeX
- Saravanan Padmanaban, Spyros Tragoudas:
A Critical Path Selection Method for Delay Testing.
232-241
Electronic Edition (link) BibTeX
- Haihua Yan, Adit D. Singh:
Evaluating the Effectiveness of Detecting Delay Defects in the Slack Interval: A Simulation Study.
242-251
Electronic Edition (link) BibTeX
Session 10:
Mixed-Signal BIST and DFT
Session 11:
Advances in Testing for Defects
Session 12:
Advances in DFT
Session 13:
Board and System Test:
Board Test Effectiveness
Session 14:
Developments in ATE Software Standards
Session 15:
Handling of Unknowns
- Subhasish Mitra, Steven S. Lumetta, Michael Mitzenmacher:
X-Tolerant Signature Analysis.
432-441
Electronic Edition (link) BibTeX
- Yuyi Tang, Hans-Joachim Wunderlich, Harald P. E. Vranken, Friedrich Hapke, Michael Wittke, Piet Engelke, Ilia Polian, Bernd Becker:
X-Masking During Logic BIST and Its Impact on Defect Coverage.
442-451
Electronic Edition (link) BibTeX
- Vivek Chickermane, Brian Foutz, Brion L. Keller:
Channel Masking Synthesis for Efficient On-Chip Test Compression.
452-461
Electronic Edition (link) BibTeX
Session 16:
Emerging Technologies Fault Modeling and Tolerance
Session 17:
Advances in Diagnosis
- Irith Pomeranz, Srikanth Venkataraman, Sudhakar M. Reddy:
Z-DFD: Design-for-Diagnosability Based on the Concept of Z-Detection.
489-497
Electronic Edition (link) BibTeX
- Grzegorz Mrugalski, Chen Wang, Artur Pogiel, Jerzy Tyszer, Janusz Rajski:
Fault Diagnosis in Designs with Convolutional Compactors.
498-507
Electronic Edition (link) BibTeX
- Thomas J. Vogels, Thomas Zanon, Rao Desineni, R. D. (Shawn) Blanton, Wojciech Maly, Jason G. Brown, Jeffrey E. Nelson, Y. Fei, X. Huang, Padmini Gopalakrishnan, Mahim Mishra, V. Rovner, S. Tiwary:
Benchmarking Diagnosis Algorithms With a Diverse Set of IC Deformations.
508-517
Electronic Edition (link) BibTeX
Session 18:
Test Economics
- Brion L. Keller, Mick Tegethoff, Thomas Bartenstein, Vivek Chickermane:
An Economic Analysis and ROI Model for Nanometer Test.
518-524
Electronic Edition (link) BibTeX
- Xinli Gu, Cyndee Wang, Abby Lee, Bill Eklow, Kun-Han Tsai, Jan Arild Tofte, Mark Kassab, Janusz Rajski:
Realizing High Test Quality Goals with Smart Test Resource Usage.
525-533
Electronic Edition (link) BibTeX
- Pamela S. Gillis, Francis Woytowich, Andrew Ferko, Kevin McCauley:
Low Overhead Delay Testing of ASICS.
534-542
Electronic Edition (link) BibTeX
Session 19:
Board and System Test:
Extending Boundary-Scan to RF and HS Serial Testing
Session 20:
Squeezing the Picoseconds
Session 21:
ATPG/FAULT Simulation Specialties
Session 22:
Interconnect Testing and Fault Diagnosis in FPGAS
Session 23:
Industry Case Studies in Testing
Session 24:
Lecture Series - Test Trends and Challenges
Session 25:
Board and System Test:
System and Field Test
Session 26:
ATE for the Fastest Devices
- Mohamed Hafed, Antonio H. Chan, Geoffrey Duerden, Bardia Pishdad, Clarence Tam, Sebastien Laberge, Gordon W. Roberts:
A High-Throughput 5 GBps Timing and Jitter Test Module Featuring Localized Processing.
728-737
Electronic Edition (link) BibTeX
- A. T. Sivaram, Masashi Shimanouchi, Howard Maassen, Robert Jackson:
Tester Architecture For The Source Synchronous Bus.
738-747
Electronic Edition (link) BibTeX
- David C. Keezer, Dany Minier, F. Binette:
Modular Extension of ATE to 5 Gbps.
748-757
Electronic Edition (link) BibTeX
Session 27:
SoC:
Mixed Signals,
Size and Speed
Session 28:
RF Testing
Session 29:
State Space Exploration and Test Generation
Session 30:
SoC Test Case Studies
Session 31:
Board and System Test:
Board and System-Level BIST Techniques
Session 32:
Test of Digital,
Analog and MEMS C
- Fei Su, Krishnendu Chakrabarty:
Concurrent Testing of Droplet-Based Microfluidic Systems for Multiplexed Biomedical Assays.
883-892
Electronic Edition (link) BibTeX
- Tiago R. Balen, Antonio Andrade Jr., Florence Azaïs, Michel Renovell, Marcelo Lubaszewski:
Testing the Configurable Analog Blocks of Field Programmable Analog Arrays.
893-902
Electronic Edition (link) BibTeX
- Ali Muhtaroglu, Benoit Provost, Tawfik Rahal-Arabi, Greg Taylor:
I/O Self-Leakage Test.
903-906
Electronic Edition (link) BibTeX
- Sreejit Chakravarty, Eric W. Savage, Eric N. Tran:
Defect Coverage Analysis of Partitioned Testing.
907-915
Electronic Edition (link) BibTeX
Session 33:
Test Compression
- Laung-Terng Wang, Khader S. Abdel-Hafez, Shianling Wu, Xiaoqing Wen, Hiroshi Furukawa, Fei-Sheng Hsu, Shyh-Horng Lin, Sen-Wei Tsai:
VirtualScan: A New Compressed Scan Technology for Test Cost Reduction.
916-925
Electronic Edition (link) BibTeX
- Armin Würtenberger, Christofer S. Tautermann, Sybille Hellebrand:
Data Compression for Multiple Scan Chains Using Dictionaries with Corrections.
926-935
Electronic Edition (link) BibTeX
- Kedarnath J. Balakrishnan, Nur A. Touba:
Improving Encoding Efficiency for Linear Decompressors Using Scan Inversion.
936-944
Electronic Edition (link) BibTeX
- Baris Arslan, Alex Orailoglu:
Test Cost Reduction Through A Reconfigurable Scan Architecture.
945-952
Electronic Edition (link) BibTeX
Session 34:
Mixed-Signal Test Techniques
Session 35:
Embedded Memories BIST and Repair
- Masaji Kume, Katsutoshi Uehara, Minoru Itakura, Hideo Sawamoto, Toru Kobayashi, Masatoshi Hasegawa, Hideki Hayashi:
Programmable At-Speed Array and Functional BIST for Embedded DRAM LSI.
988-996
Electronic Edition (link) BibTeX
- Robert C. Aitken:
A Modular Wrapper Enabling High Speed BIST and Repair for Small Wide Memories.
997-1005
Electronic Edition (link) BibTeX
- Andrei Pavlov, Manoj Sachdev, José Pineda de Gyvez:
AN SRAM Weak Cell Fault Model and a DFT Technique with a Programmable Detection Threshold.
1006-1015
Electronic Edition (link) BibTeX
- Osamu Wada, Toshimasa Namekawa, Hiroshi Ito, Atsushi Nakayama, Shuso Fujii:
Post-Packaging Auto Repair Techniques for Fast Row Cycle Embedded DRAM.
1016-1023
Electronic Edition (link) BibTeX
Session 36:
Delay Testing
Session 37:
Application Series - Board and System-Level DFT and Test
Session 38:
Formalizing and Simulating ATE
Session 39:
Testing for Speed - New and Practical Methods
Session 40:
Picosecond Jitter Testing
Session 41:
Application Series - Wafer Probe Technology
Session 42:
Wrappers and More
- Qiang Xu, Nicola Nicolici:
Time/Area Tradeoffs in Testing Hierarchical SOCs With Hard Mega-Cores.
1196-1202
Electronic Edition (link) BibTeX
- Anuja Sehgal, Sandeep Kumar Goel, Erik Jan Marinissen, Krishnendu Chakrabarty:
IEEE P1500-Compliant Test Wrapper Design for Hierarchical Cores.
1203-1212
Electronic Edition (link) BibTeX
- Kuo-Liang Cheng, Jing-Reng Huang, Chih-Wea Wang, Chih-Yen Lo, Li-Ming Denq, Chih-Tsun Huang, Shin-Wei Hung, Jye-Yuan Lee:
An SOC Test Integration Platform and Its Industrial Realization.
1213-1222
Electronic Edition (link) BibTeX
Session 43:
Design-for-Availability
Session 44:
Advances in Tester Architecture
Session 45:
Advances in Delay Testing
- Bipul Chandra Paul, Cassondra Neau, Kaushik Roy:
Impact of Body Bias on Delay Fault Testing of Nanoscale CMOS Circuits.
1269-1275
Electronic Edition (link) BibTeX
- Sebastià A. Bota, M. Rosales, José Luis Rosselló, Jaume Segura, Ali Keshavarzi:
Within Die Thermal Gradient Impact on Clock-Skew: A New Type of Delay-Fault Mechanism.
1276-1284
Electronic Edition (link) BibTeX
- Brady Benware, Cam Lu, John Van Slyke, Prabhu Krishnamurthy, Robert Madge, Martin Keim, Mark Kassab, Janusz Rajski:
Affordable and Effective Screening of Delay Defects in ASICs using the Inline Resistance Fault Model.
1285-1294
Electronic Edition (link) BibTeX
Session 46:
Application Series - Jitter in Test
Session 47:
On-Line Testing and Fault Tolerance at Low Cost
Session 48:
Advances in SoC Test
Session 49:
ADC Testing
Panel 1:
Open Architecture ATE:
Reality or Dream?
Panel 2:
Security vs. Test Quality:
Can we only have one at a time?
Panel 3:
Glamorous Analog Testability - We Already Test them and Ship Them... So What is the Problem?
Panel 4:
100 DPM in Nanometer Technology - Is it Achievable?
Panel 5:
What Do You Mean My Board Test Stinks?
Panel 6:
DUDE! Where's My Data? - Cracking Open the Hermetically Sealed Tester
Panel 7:
Cost of Test:
Taking Control
Panel 8:
Is "Design-to-Production" The Ultimate Answer for Jitter,
Noise,
and BER Challenges for Multi-GB/S ICs?
Panel 9:
Diagnosis Meets Physical Failure Analysis:
How Long Can We Succeed?
Panel 10:
Investment vs. Yield Relationship for Memories in SoC
ITC 2003 Best Paper
Copyright © Sat May 16 23:26:45 2009
by Michael Ley (ley@uni-trier.de)
