dblp.uni-trier.dewww.uni-trier.de

Wolfgang Ecker

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo
Home Page

2008
27EEWido Kruijtzer, Pieter van der Wolf, Erwin A. de Kock, Jan Stuyt, Wolfgang Ecker, Albrecht Mayer, Serge Hustin, Christophe Amerijckx, Serge de Paoli, Emmanuel Vaumorin: Industrial IP Integration Flows based on IP-XACT Standards. DATE 2008: 32-37
2007
26EEWolfgang Ecker, Volkan Esen, Lars Schönberg, Thomas Steininger, Michael Velten, Michael Hull: Interactive presentation: Impact of description language, abstraction layer, and value representation on simulation performance. DATE 2007: 767-772
25EEWolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten, Michael Hull: Interactive presentation: Implementation of a transaction level assertion framework in SystemC. DATE 2007: 894-899
24EEWolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten: Requirements and Concepts for Transaction Level Assertion Refinement. IESS 2007: 1-14
2006
23EEWolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten: Case Study on Transaction Level Modeling. FDL 2006: 209-215
22EEWolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten, Jacob Smit: IP Library For Temporal SystemC Assertions. FDL 2006: 301-309
21EEWolfgang Ecker, Volkan Esen, Michael Hull, Thomas Steininger, Michael Velten: Requirements and Concepts for Transaction Level Assertions. ICCD 2006
20EEWolfgang Ecker, Volkan Esen, Michael Hull: Execution semantics and formalisms for multi-abstraction TLM assertions. MEMOCODE 2006: 93-102
2005
19 Wolfgang Ecker, Lothar Schrader: Evolution of Paradigm Shifts in the Automated Design Process of Digital Circuits. GI Jahrestagung (1) 2005: 313
2004
18EEP. Jensen, Wolfgang Ecker, T. Kruse, Martin Zambaldi: SystemVerilog: Interface Based Design. FDL 2004: 505-518
17EEMartin Zambaldi, Wolfgang Ecker: Extending the RASSP model for Verification. FDL 2004: 536-544
16EEMartin Zambaldi, Wolfgang Ecker, T. Kruse, W. Müller: The Formal Simulation Semantics of SystemVerilog. FDL 2004: 568-578
15EEWolfgang Ecker, Volkan Esen, Thomas Steininger, Martin Zambaldi: Memory Models for the Formal Verification of Assembler Code Using Bounded Model Checking. ISORC 2004: 129-135
14EEMartin Zambaldi, Wolfgang Ecker: How to Bridge the Gap Between Simulationand Test. ITC 2004: 1091-1099
13EEMartin Zambaldi, Wolfgang Ecker, Renate Henftling, Matthias Bauer: A Layered Adaptive Verification Platform for Simulation, Test, and Emulation. IEEE Design & Test of Computers 21(6): 464-471 (2004)
2003
12EERenate Henftling, Andreas Zinn, Matthias Bauer, Martin Zambaldi, Wolfgang Ecker: Re-use-centric architecture for a fully accelerated testbench environment. DAC 2003: 372-375
11EERenate Henftling, Andreas Zinn, Matthias Bauer, Wolfgang Ecker, Martin Zambaldi: Platform-Based Testbench Generation. DATE 2003: 11038-11045
10EERenate Henftling, Wolfgang Ecker, Andreas Zinn, Martin Zambaldi, Matthias Bauer: An Approach for Mixed Coarse-Granular and Fine-Granular Re-Configurable Architectures. IPDPS 2003: 187
1999
9EEMatthias Bauer, Wolfgang Ecker, Renate Henftling, Andreas Zinn: A Method for Accelerating Test Environments. EUROMICRO 1999: 1477-1480
1997
8EEMatthias Bauer, Wolfgang Ecker: Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach. DAC 1997: 774-779
7EEMichael Mrva, Mike Heuchling, Wolfgang Ecker: The Shall-Prototype-Test Development model. ECBS 1997: 385-391
1995
6EEWolfgang Ecker: Semi-dynamic scheduling of synchronization-mechanisms. EURO-DAC 1995: 374-379
5EEWolfgang Ecker, Manfred Huber: VHDL-based communication and synchronization synthesis. EURO-DAC 1995: 458-462
4EEWolfgang Ecker: A classification of design steps and their verification. EURO-DAC 1995: 536-541
1994
3EEWolfgang Ecker, Manfred Glesner, Andreas Vombach: Protocol merging: a VHDL-based method for clock cycle minimizing and protocol preserving scheduling of IO-operations. EURO-DAC 1994: 624-629
1993
2 Wolfgang Ecker, Sabine März: System-Level Specification and Design Using VHDL: A Case Study. CHDL 1993: 505-522
1EEWolfgang Ecker, M. Hofmeister: State look ahead technique for cycle optimization of interacting finite state Moore machines. ICCAD 1993: 392-397

Coauthor Index

1Christophe Amerijckx [27]
2Matthias Bauer [8] [9] [10] [11] [12] [13]
3Volkan Esen [15] [20] [21] [22] [23] [24] [25] [26]
4Manfred Glesner [3]
5Renate Henftling [9] [10] [11] [12] [13]
6Mike Heuchling [7]
7M. Hofmeister [1]
8Manfred Huber [5]
9Michael Hull [20] [21] [25] [26]
10Serge Hustin [27]
11P. Jensen [18]
12Erwin A. de Kock [27]
13Wido Kruijtzer (W. M. Kruijtzer) [27]
14T. Kruse [16] [18]
15Sabine März [2]
16Albrecht Mayer [27]
17Michael Mrva [7]
18W. Müller [16]
19Serge de Paoli [27]
20Lars Schönberg [26]
21Lothar Schrader [19]
22Jacob Smit [22]
23Thomas Steininger [15] [21] [22] [23] [24] [25] [26]
24Jan Stuyt [27]
25Emmanuel Vaumorin [27]
26Michael Velten [21] [22] [23] [24] [25] [26]
27Andreas Vombach [3]
28Pieter van der Wolf [27]
29Martin Zambaldi [10] [11] [12] [13] [14] [15] [16] [17] [18]
30Andreas Zinn [9] [10] [11] [12]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)