dblp.uni-trier.dewww.uni-trier.de

Wangqi Qiu

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2005
13EEJing Wang, Xiang Lu, Wangqi Qiu, Ziding Yue, Steve Fancler, Weiping Shi, D. M. H. Walker: Static Compaction of Delay Tests Considering Power Supply Noise. VTS 2005: 235-240
12EEXiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker, Weiping Shi: Longest-path selection for delay test under process variation. IEEE Trans. on CAD of Integrated Circuits and Systems 24(12): 1924-1929 (2005)
2004
11EEXiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker, Weiping Shi: Longest path selection for delay test under process variation. ASP-DAC 2004: 98-103
10EEXiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker, Weiping Shi: PARADE: PARAmetric Delay Evaluation under Process Variation. ISQED 2004: 276-280
9EEWangqi Qiu, Jing Wang, D. M. H. Walker, Divya Reddy, Zhuo Li, Weiping Shi, Hari Balachandran: K Longest Paths Per Gate (KLPG) Test Generation for Scan-Based Sequential Circuits. ITC 2004: 223-231
8EEXiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker, Weiping Shi: A Circuit Level Fault Model for Resistive Shorts of MOS Gate Oxide. MTV 2004: 97-102
7EEWangqi Qiu, Weiping Shi: Minimum moment Steiner trees. SODA 2004: 488-495
6EEWangqi Qiu, Xiang Lu, Jing Wang, Zhuo Li, D. M. H. Walker, Weiping Shi: A Statistical Fault Coverage Metric for Realistic Path Delay Faults. VTS 2004: 37-42
2003
5EEWangqi Qiu, Xiang Lu, Zhuo Li, D. M. H. Walker, Weiping Shi: CodSim -- A Combined Delay Fault Simulator. DFT 2003: 79-
4EEWangqi Qiu, D. M. H. Walker: An Efficient Algorithm for Finding the K Longest Testable Paths Through Each Gate in a Combinational Circuit. ITC 2003: 592-601
3EEWangqi Qiu, D. M. H. Walker: Testing the Path Delay Faults of ISCAS85 Circuit c6288. MTV 2003: 19-
2EEZhuo Li, Xiang Lu, Wangqi Qiu, Weiping Shi, D. M. H. Walker: A Circuit Level Fault Model for Resistive Opens and Bridges. VTS 2003: 379-384
1EEZhuo Li, Xiang Lu, Wangqi Qiu, Weiping Shi, D. M. H. Walker: A circuit level fault model for resistive bridges. ACM Trans. Design Autom. Electr. Syst. 8(4): 546-559 (2003)

Coauthor Index

1Hari Balachandran [9]
2Steve Fancler [13]
3Zhuo Li [1] [2] [5] [6] [8] [9] [10] [11] [12]
4Xiang Lu [1] [2] [5] [6] [8] [10] [11] [12] [13]
5Divya Reddy [9]
6Weiping Shi [1] [2] [5] [6] [7] [8] [9] [10] [11] [12] [13]
7D. M. H. Walker (Duncan M. Hank Walker) [1] [2] [3] [4] [5] [6] [8] [9] [10] [11] [12] [13]
8Jing Wang [6] [9] [13]
9Ziding Yue [13]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)