dblp.uni-trier.de www.uni-trier.de

15. VLSI Design / ASP-DAC 2002: Bangalore, India

Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 January 2002, Bangalore, India. IEEE Computer Society 2002, ISBN 0-7695-1299-2 BibTeX

Keynote Talks

Tutorials

Low Power I

Interconnects and Technology I

Synthesis I

Low Power II

Interconnects and Technology II

Synthesis II

Low Power III

Interconnects and Technology III

Synthesis III

Low Power IV

Interconnects and Technology IV

Synthesis IV

Analog Design

Layout I

Synthesis and Verification

VLSI Architecture I

Layout II

Test and Validation

VLSI Architecture II

Layout III

Test I

Embedded Systems I

Layout IV

Test II

Embedded Systems II

Verification II

Test III

Hot Chips from India

Copyright © Sat May 16 23:46:43 2009 by Michael Ley (ley@uni-trier.de)