dblp.uni-trier.dewww.uni-trier.de

Vivek Tiwari

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2005
25 Kaushik Roy, Vivek Tiwari: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005, San Diego, California, USA, August 8-10, 2005 ACM 2005
2004
24 Rajiv V. Joshi, Kiyoung Choi, Vivek Tiwari, Kaushik Roy: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, 2004, Newport Beach, California, USA, August 9-11, 2004 ACM 2004
2003
23EEEd Grochowski, David Ayers, Vivek Tiwari: Microarchitectural dI/dt Control. IEEE Design & Test of Computers 20(3): 40-47 (2003)
2002
22EEEd Grochowski, David Ayers, Vivek Tiwari: Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation. HPCA 2002: 7-16
21EEWenjie Jiang, Vivek Tiwari, Erik de la Iglesia, Amit Sinha: Topological Analysis for Leakage Prediction of Digital Circuits. VLSI Design 2002: 39-44
2001
20EEKoen Danckaert, Chidamber Kulkarni, Francky Catthoor, Hugo De Man, Vivek Tiwari: A Systematic Approach for System Bus Load Reduction Applied to Medical Imaging. VLSI Design 2001: 48-
2000
19EEMahadevamurty Nemani, Vivek Tiwari: Macro-driven circuit design methodology for high-performance datapaths. DAC 2000: 661-666
18 Lode Nachtergaele, Vivek Tiwari, Nikil D. Dutt: System and Architecture-Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications. ICCAD 2000: 569-573
17EEDavid Brooks, Vivek Tiwari, Margaret Martonosi: Wattch: a framework for architectural-level power analysis and optimizations. ISCA 2000: 83-94
16EEGiovanni De Micheli, Tony Correale, Pietro Erratico, Srini Raghvendra, Hugo De Man, Jerry Frankil, Vivek Tiwari: Do our low-power tools have enough horse power? (panel session) (title only). ISLPED 2000: 149
15EEMondira Deb Pant, Pankaj Pant, D. Scott Wills, Vivek Tiwari: Inductive Noise Reduction at the Architectural Level. VLSI Design 2000: 162-167
1999
14EEMondira Deb Pant, Pankaj Pant, D. Scott Wills, Vivek Tiwari: An architectural solution for the inductive noise problem due to clock-gating. ISLPED 1999: 255-257
1998
13EEVivek Tiwari, Deo Singh, Suresh Rajgopal, Gaurav Mehta, Rakesh Patel, Franklin Baez: Reducing Power in High-Performance Microprocessors. DAC 1998: 732-737
12EEVivek Tiwari, Sharad Malik, Pranav Ashar: Guarded evaluation: pushing power management to logic synthesis/design. IEEE Trans. on CAD of Integrated Circuits and Systems 17(10): 1051-1060 (1998)
1997
11EEVivek Tiwari, Ryan Donnelly, Sharad Malik, Ricardo Gonzalez: Dynamic Power Management for Microprocessors: A Case Study. VLSI Design 1997: 185-192
10EEMike Tien-Chien Lee, Vivek Tiwari, Sharad Malik, Masahiro Fujita: Power analysis and minimization techniques for embedded DSP software. IEEE Trans. VLSI Syst. 5(1): 123-135 (1997)
1996
9EEVivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee: Instruction Level Power Analysis and Optimization of Software. VLSI Design 1996: 326-328
8EEVivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee: Instruction level power analysis and optimization of software. VLSI Signal Processing 13(2-3): 223-238 (1996)
1995
7EEVivek Tiwari, Mike Tien-Chien Lee: Power analysis of a 32-bit embedded microcontroller. ASP-DAC 1995
6EEVivek Tiwari, Sharad Malik, Pranav Ashar: Guarded evaluation: pushing power management to logic synthesis/design. ISLPD 1995: 221-226
5EEMike Tien-Chien Lee, Vivek Tiwari, Sharad Malik, Masahiro Fujita: Power analysis and low-power scheduling techniques for embedded DSP software. ISSS 1995: 110-115
1994
4EEVivek Tiwari, Sharad Malik, Andrew Wolfe: Power analysis of embedded software: a first step towards software power minimization. ICCAD 1994: 384-390
3EEVivek Tiwari, Sharad Malik, Andrew Wolfe: Power analysis of embedded software: a first step towards software power minimization. IEEE Trans. VLSI Syst. 2(4): 437-445 (1994)
1993
2EEVivek Tiwari, Pranav Ashar, Sharad Malik: Technology Mapping for Lower Power. DAC 1993: 74-79
1 Rodney Boleyn, James Debardelaben, Vivek Tiwari, Andrew Wolfe: A Split Data Cache for Superscalar Processors. ICCD 1993: 32-39

Coauthor Index

1Pranav Ashar [2] [6] [12]
2David Ayers [22] [23]
3Franklin Baez [13]
4Rodney Boleyn [1]
5David Brooks [17]
6Francky Catthoor [20]
7Kiyoung Choi [24]
8Tony Correale [16]
9Koen Danckaert [20]
10James Debardelaben [1]
11Ryan Donnelly [11]
12Nikil D. Dutt (Nikil Dutt) [18]
13Pietro Erratico [16]
14Jerry Frankil [16]
15Masahiro Fujita [5] [10]
16Ricardo Gonzalez [11]
17Ed Grochowski [22] [23]
18Erik de la Iglesia [21]
19Wenjie Jiang [21]
20Rajiv V. Joshi [24]
21Chidamber Kulkarni [20]
22Mike Tien-Chien Lee [5] [7] [8] [9] [10]
23Sharad Malik [2] [3] [4] [5] [6] [8] [9] [10] [11] [12]
24Hugo De Man [16] [20]
25Margaret Martonosi [17]
26Gaurav Mehta [13]
27Giovanni De Micheli [16]
28Lode Nachtergaele [18]
29Mahadevamurty Nemani [19]
30Mondira Deb Pant [14] [15]
31Pankaj Pant [14] [15]
32Rakesh Patel [13]
33Srini Raghvendra [16]
34Suresh Rajgopal [13]
35Kaushik Roy [24] [25]
36Deo Singh [13]
37Amit Sinha [21]
38D. Scott Wills [14] [15]
39Andrew Wolfe [1] [3] [4] [8] [9]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)