dblp.uni-trier.dewww.uni-trier.de

N. S. Nagaraj

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
24EEJuan C. Rey, N. S. Nagaraj, Andrew B. Kahng, Fabian Klass, Rob Aitken, Cliff Hou, Luigi Capodieci, Vivek Singh: DFM in practice: hit or hype? DAC 2008: 898-899
2006
23EEDharin Shah, Kothamasu Siva, G. Girishankar, N. S. Nagaraj: Optimizing Interconnect for Performance in Standard Cell Library. APCCAS 2006: 1280-1284
22EEUsha Narasimha, Binu Abraham, N. S. Nagaraj: Statistical Analysis of Capacitance Coupling Effects on Delay and Noise. ISQED 2006: 795-800
21EEN. S. Nagaraj: Interconnect Process Variations: Theory and Practice. VLSI Design 2006: 11
20EEUsha Narasimha, Anthony M. Hill, N. S. Nagaraj: SmartExtract: Accurate Capacitance Extraction for SOC Designs. VLSI Design 2006: 786-789
2005
19EEN. S. Nagaraj, Tom Bonifield, Abha Singh, Clive Bittlestone, Usha Narasimha, Viet Le, Anthony M. Hill: BEOL variability and impact on RC extraction. DAC 2005: 758-759
18EEN. S. Nagaraj: Dealing with interconnect process variations. SLIP 2005: 39
17EEN. S. Nagaraj, William R. Hunter, Poras T. Balsara, Cyrus D. Cantrell: The Impact of Inductance on Transients Affecting Gate Oxide Reliability. VLSI Design 2005: 709-713
2004
16EERenuka Sindhgatta, Swaminathan Natarajan, Krishnakumar Pooloth, Colin Pinto, N. S. Nagaraj: Autonomic Incident Manager for Enterprise Applications. GCC Workshops 2004: 642-649
15EESanjive Agarwala, Paul Wiley, Arjun Rajagopal, Anthony M. Hill, Raguram Damodaran, Lewis Nardini, Tim Anderson, Steven Mullinnix, Jose Flores, Heping Yue, Abhijeet Chachad, John Apostol, Kyle Castille, Usha Narasimha, Tod Wolf, N. S. Nagaraj, Manjeri Krishnan, Luong Nguyen, Todd Kroeger, Mike Gill, Peter Groves, Bill Webster, Joel Graber, Christine Karlovich: A 800 MHz System-on-Chip for Wireless Infrastructure Applications. VLSI Design 2004: 381-
14EEN. S. Nagaraj, Tom Bonifield, Abha Singh, Roger Griesmer, Poras T. Balsara: Interconnect Modeling for Copper/Low-k Technologies. VLSI Design 2004: 425-
2003
13EEN. S. Nagaraj, Tom Bonifield, Abha Singh, Frank Cano, Usha Narasimha, Mak Kulkarni, Poras T. Balsara, Cyrus D. Cantrell: Benchmarks for Interconnect Parasitic Resistance and Capacitance. ISQED 2003: 163-
2002
12EEN. S. Nagaraj, Poras T. Balsara, Cyrus D. Cantrell: Embedded Tutorial: Modeling Parasitic Coupling Effects in Reliability Verification. VLSI Design 2002: 141
2001
11EENarain Arora, N. S. Nagaraj: Interconnect Modeling for Timing, Signal Integrity and Reliability. ISQED 2001: 13
2000
10EEN. S. Nagaraj, Andrzej J. Strojwas, Sani R. Nassif, Ray Hokinson, Tak Young, Wonjae L. Kang, David Overhauser, Sung-Mo Kang: When bad things happen to good chips (panel session). DAC 2000: 736-737
9EEWonjae L. Kang, Brad Potts, Ray Hokinson, John Riley, David Doman, Frank Cano, N. S. Nagaraj, Noel Durrant: Enabling DIR(Designing-In-Reliability) through CAD Capabilities. ISQED 2000: 151-156
8EESteffen Rochel, N. S. Nagaraj: Full-Chip Signal Interconnect Analysis for Electromigration Reliability. ISQED 2000: 337-340
7EEN. S. Nagaraj, Frank Cano, Duane Young, Deepak Vohra, Manoj Das: A Practical Approach to Crosstalk Noise Verification of Static CMOS Designs. VLSI Design 2000: 370-375
1998
6EEN. S. Nagaraj, Kenneth L. Shepard, Takahide Inone: Taming Noise in Deep Submicron Digital Integrated Circuits (Panel). DAC 1998: 100-101
5EEN. S. Nagaraj, Frank Cano, Haldun Haznedar, Duane Young: A Practical Approach to Static Signal Electromigration Analysis. DAC 1998: 572-577
1997
4EER. G. Bushroe, S. DasGupta, A. Dengi, P. Fisher, S. Grout, G. Ledenbach, N. S. Nagaraj, R. Steele: Chip hierarchical design system (CHDS): a foundation for timing-driven physical design into the 21st century. ISPD 1997: 212-217
1994
3 N. S. Nagaraj, Paul Krivacek, Mark Harward: Approximate Computation of Signal Characteristics of On-chip RC Interconnect Trees. ISCAS 1994: 109-112
1993
2EEN. S. Nagaraj: A New Optimizer for Performance Optimization of Analog Integrated Circuits. DAC 1993: 148-153
1 N. S. Nagaraj: A New Optimizer for Performance Optimization of Integrated Circuits by Device Sizing. ISCAS 1993: 2102-2105

Coauthor Index

1Binu Abraham [22]
2Sanjive Agarwala [15]
3Rob Aitken [24]
4Tim Anderson [15]
5John Apostol [15]
6Narain Arora [11]
7Poras T. Balsara [12] [13] [14] [17]
8Clive Bittlestone [19]
9Tom Bonifield [13] [14] [19]
10R. G. Bushroe [4]
11Frank Cano [5] [7] [9] [13]
12Cyrus D. Cantrell [12] [13] [17]
13Luigi Capodieci [24]
14Kyle Castille [15]
15Abhijeet Chachad [15]
16Raguram Damodaran [15]
17Manoj Das [7]
18S. DasGupta [4]
19A. Dengi [4]
20David Doman [9]
21Noel Durrant [9]
22P. Fisher [4]
23Jose Flores [15]
24Mike Gill [15]
25G. Girishankar [23]
26Joel Graber [15]
27Roger Griesmer [14]
28S. Grout [4]
29Peter Groves [15]
30Mark Harward [3]
31Haldun Haznedar [5]
32Anthony M. Hill [15] [19] [20]
33Ray Hokinson [9] [10]
34Cliff Hou [24]
35William R. Hunter [17]
36Takahide Inone [6]
37Andrew B. Kahng [24]
38Sung-Mo Kang [10]
39Wonjae L. Kang [9] [10]
40Christine Karlovich [15]
41Fabian Klass [24]
42Manjeri Krishnan [15]
43Paul Krivacek [3]
44Todd Kroeger [15]
45Mak Kulkarni [13]
46Viet Le [19]
47G. Ledenbach [4]
48Steven Mullinnix [15]
49Usha Narasimha [13] [15] [19] [20] [22]
50Lewis Nardini [15]
51Sani R. Nassif [10]
52Swaminathan Natarajan [16]
53Luong Nguyen [15]
54David Overhauser [10]
55Colin Pinto [16]
56Krishnakumar Pooloth [16]
57Brad Potts [9]
58Arjun Rajagopal [15]
59Juan C. Rey [24]
60John Riley [9]
61Steffen Rochel [8]
62Dharin Shah [23]
63Kenneth L. Shepard [6]
64Renuka Sindhgatta (S. R. Renuka) [16]
65Abha Singh [13] [14] [19]
66Vivek Singh [24]
67Kothamasu Siva [23]
68R. Steele [4]
69Andrzej J. Strojwas [10]
70Deepak Vohra [7]
71Bill Webster [15]
72Paul Wiley [15]
73Tod Wolf [15]
74Duane Young [5] [7]
75Tak Young [10]
76Heping Yue [15]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)