dblp.uni-trier.dewww.uni-trier.de

Aart J. de Geus

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
14EEFrancine Bacchini, Greg Spirakis, Juan Antonio Carballo, Kurt Keutzer, Aart J. de Geus, Fu-Chieh Hsu, Kazu Yamada: Megatrends and EDA 2017. DAC 2007: 21-22
13EEAart J. de Geus: A. Richard Newton: Technologist with a Mission. IEEE Design & Test of Computers 24(1): 6-7 (2007)
2005
12EEJay Vleeschhouwer, Warren East, Michael J. Fister, Aart J. de Geus, Walden C. Rhines, Jackson Hu, Rick Cassidy: Differentiate and deliver: leveraging your partners. DAC 2005: 1
2004
11EERobert Dahlberg, Kurt Keutzer, R. Bingham, Aart J. de Geus, Walden C. Rhines: EDA: this is serious business. DAC 2004: 1
2002
10EEAart J. de Geus: Electronic Industry on Fire: How to Survive and Thrive. VLSI Design 2002: 6
2000
9EEAart J. de Geus: Slap it Together and Ship it! ISQED 2000: 23-24
1994
8EEJoseph B. Costello, Walden C. Rhines, Aart J. de Geus, Alain Hanover, Doug Fairbairn, Rick Carlson, Ronald Collett: Executive Perspective and Vision of the Future of EDA (Panel). DAC 1994: 48
7 Aart J. de Geus: Test: The New Value-Added Field. ITC 1994: 12
1992
6 Aart J. de Geus: High Level Design: A Design Vision for the 90's. ICCD 1992: 8
5EEAllen Dewey, Aart J. de Geus: VHDL: Toward a Unified View of Design. IEEE Design & Test of Computers 9(2): 8-17 (1992)
1987
4EERobert Lisanke, Franc Brglez, Aart J. de Geus, David Gregory: Testability-Driven Random Test-Pattern Generation. IEEE Trans. on CAD of Integrated Circuits and Systems 6(6): 1082-1087 (1987)
1986
3EEAart J. de Geus: Logic synthesis and optimization benchmarks for the 1986 Design Automation Conference. DAC 1986: 78
2EEDavid Gregory, Karen A. Bartlett, Aart J. de Geus, Gary D. Hachtel: SOCRATES: a system for automatically synthesizing and optimizing combinational logic. DAC 1986: 79-85
1EEKaren A. Bartlett, William W. Cohen, Aart J. de Geus, Gary D. Hachtel: Synthesis and Optimization of Multilevel Logic under Timing Constraints. IEEE Trans. on CAD of Integrated Circuits and Systems 5(4): 582-596 (1986)

Coauthor Index

1Francine Bacchini [14]
2Karen A. Bartlett [1] [2]
3R. Bingham [11]
4Franc Brglez [4]
5Juan Antonio Carballo [14]
6Rick Carlson [8]
7Rick Cassidy [12]
8William W. Cohen [1]
9Ronald Collett [8]
10Joseph B. Costello [8]
11Robert Dahlberg [11]
12Allen Dewey [5]
13Warren East [12]
14Doug Fairbairn [8]
15Michael J. Fister [12]
16David Gregory [2] [4]
17Gary D. Hachtel [1] [2]
18Alain Hanover [8]
19Fu-Chieh Hsu [14]
20Jackson Hu [12]
21Kurt Keutzer [11] [14]
22Robert Lisanke [4]
23Walden C. Rhines [8] [11] [12]
24Greg Spirakis [14]
25Jay Vleeschhouwer [12]
26Kazu Yamada [14]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)