dblp.uni-trier.dewww.uni-trier.de

Christer Svensson

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo
Home Page

2006
28EEPeter Caputa, Christer Svensson: A 3Gb/s/wire Global On-Chip Bus with Near Velocity-of-Light Latency. VLSI Design 2006: 117-122
2004
27EEChrister Svensson: Synchronous Latency Insensitive Design. ASYNC 2004: 3
26 Håkan Bengtson, Christer Svensson: 2 GB/S decision feedback equalizer in 3.3 V 0.35 µM CMOS. Circuits, Signals, and Systems 2004: 114-119
25EEAnders Edman, Christer Svensson: Timing closure through a globally synchronous, timing partitioned design methodology. DAC 2004: 71-74
24 Behzad Mesgarzadeh, Christer Svensson, Atila Alvandpour: A new mesochronous clocking scheme for synchronization in SoC. ISCAS (2) 2004: 605-608
23EEPeter Caputa, Henrik Fredriksson, Martin Hansson, Stefan Andersson, Atila Alvandpour, Christer Svensson: An Extended Transition Energy Cost Model for Buses in Deep Submicron Technologies. PATMOS 2004: 849-858
2003
22EEDarius Jakonis, Christer Svensson: A 1.6 GHz downconversion sampling mixer in CMOS. ISCAS (1) 2003: 725-728
2002
21EEDarius Jakonis, Christer Svensson: A 1 GHz linearized CMOS track-and-hold circuit. ISCAS (5) 2002: 577-580
20EEStefan Rusu, Manoj Sachdev, Christer Svensson, B. Nauta: Trends and Challenges in VLSI Technology Scaling towards 100nm (Tutorial Abstract). VLSI Design 2002: 16-17
2001
19EEHåkan Bengtson, Christer Svensson: 3V CMOS 0.35 µ transimpedance receiver for optical applications. ISCAS (4) 2001: 69-71
2000
18EEMattias Duppils, Christer Svensson: Low power mixed analog-digital signal processing. ISLPED 2000: 61-66
1999
17EEFenghao Mu, Christer Svensson: High speed interface for system-on-chip design by self-tested self-synchronization. ISCAS (2) 1999: 516-519
16EEFenghao Mu, Christer Svensson: High speed multistage CMOS clock buffers with pulse width control loop. ISCAS (2) 1999: 541-544
15EEFenghao Mu, Christer Svensson: Methodology of layout based schematic and its usage in efficient high performance CMOS design. ISCAS (6) 1999: 254-257
14EEFenghao Mu, Christer Svensson: Vector Transfer by Self-Tested Self-Synchronization for Parallel Systems. IEEE Trans. Parallel Distrib. Syst. 10(8): 769-780 (1999)
1998
13EEFenghao Mu, Christer Svensson: Efficient High-Speed CMOS Design by Layout Based Schematic Method. EUROMICRO 1998: 10337-10340
12EEFenghao Mu, Christer Svensson: Self-Synchronized Vector Transfer for High Speed Parallel Systems. ICPADS 1998: 2-9
11EEAtila Alvandpour, Per Larsson-Edefors, Christer Svensson: Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits. ISLPED 1998: 245-249
10EEChrister Svensson, Atila Alvandpour: Low power and low voltage CMOS digital circuit techniques. ISLPED 1998: 7-10
1994
9 Jacob Midtgaard, Christer Svensson: 5.8Gb/s 16: 1 Multiplexer and 1: 16 Demultiplexer Using 1.2µm BiCMOS. ISCAS 1994: 43-46
1993
8 A. Dell'Acqua, M. Hansen, S. Inkinen, B. Lofstedt, J. P. Vanuxem, Christer Svensson, Jiren Yuan, H. Hentzell, L. Del Buono, J. David, J. F. Genat, H. Lebbolo, O. LeDortz, P. Nayman, A. Savoy-Navarro, R. Zitoun, Cesare Alippi, Luca Breveglieri, Luigi Dadda, Vincenzo Piuri, Fabio Salice, Mariagiovanna Sami, Renato Stefanelli, P. Cattaneo, G. Fumagalli, G. Goggi, S. Brigati, Umberto Gatti, Franco Maloberti, Guido Torelli, P. Carlson, A. Kerek, Goran Appelquist, S. Berglund, C. Bohm, Magnus Engström, N. Yamdagni, Rolf Sundblad, I. Höglund, S. T. Persson: System Level Policies for Fault Tolerance Issues in the FERMI Project. DFT 1993: 1-8
7 Christer Jansson, Christer Svensson: A sensor array for phase and amplitude detection of synchronous modulated light sources. ISCAS 1993: 164-167
6 Christer Svensson, Jiren Yuan: Ultra high speed CMOS design. VLSI 1993: 273-282
5EERobert Forchheimer, Keping Chen, Christer Svensson, Anders Ödmark: Single-chip image sensors with a digital processor array. VLSI Signal Processing 5(2-3): 121-131 (1993)
1992
4 Morteza Afghahi, Christer Svensson: Performance of Synchronous and Asynchronous Schemes for VLSI Systems. IEEE Trans. Computers 41(7): 858-872 (1992)
1990
3EEPer-Erik Danielsson, Pär Emanuelsson, Keping Chen, Per Ingelhag, Christer Svensson: Single-Chip High-Speed Computation of Optical Flow. MVA 1990: 331-336
1988
2EEChrister Svensson, Robert Tjärnström: Switch-level simulation and the pass transistor EXOR gate. IEEE Trans. on CAD of Integrated Circuits and Systems 7(9): 994-997 (1988)
1987
1EERolf Sundblad, Christer Svensson: Fully Dynamic Switch-Level Simulation of CMOS Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 6(2): 282-289 (1987)

Coauthor Index

1Morteza Afghahi [4]
2Cesare Alippi [8]
3Atila Alvandpour [10] [11] [23] [24]
4Stefan Andersson [23]
5Goran Appelquist [8]
6Håkan Bengtson [19] [26]
7S. Berglund [8]
8C. Bohm [8]
9Luca Breveglieri [8]
10S. Brigati [8]
11L. Del Buono [8]
12Peter Caputa [23] [28]
13P. Carlson [8]
14P. Cattaneo [8]
15Keping Chen [3] [5]
16Luigi Dadda [8]
17Per-Erik Danielsson [3]
18J. David [8]
19A. Dell'Acqua [8]
20Mattias Duppils [18]
21Anders Edman [25]
22Pär Emanuelsson [3]
23Magnus Engström [8]
24Robert Forchheimer [5]
25Henrik Fredriksson [23]
26G. Fumagalli [8]
27Umberto Gatti [8]
28J. F. Genat [8]
29G. Goggi [8]
30M. Hansen [8]
31Martin Hansson [23]
32H. Hentzell [8]
33I. Höglund [8]
34Per Ingelhag [3]
35S. Inkinen [8]
36Darius Jakonis [21] [22]
37Christer Jansson [7]
38A. Kerek [8]
39Per Larsson-Edefors [11]
40O. LeDortz [8]
41H. Lebbolo [8]
42B. Lofstedt [8]
43Franco Maloberti [8]
44Behzad Mesgarzadeh [24]
45Jacob Midtgaard [9]
46Fenghao Mu [12] [13] [14] [15] [16] [17]
47B. Nauta [20]
48P. Nayman [8]
49Anders Ödmark [5]
50S. T. Persson [8]
51Vincenzo Piuri [8]
52Stefan Rusu [20]
53Manoj Sachdev [20]
54Fabio Salice [8]
55Mariagiovanna Sami [8]
56A. Savoy-Navarro [8]
57Renato Stefanelli [8]
58Rolf Sundblad [1] [8]
59Robert Tjärnström [2]
60Guido Torelli [8]
61J. P. Vanuxem [8]
62N. Yamdagni [8]
63Jiren Yuan [6] [8]
64R. Zitoun [8]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)