dblp.uni-trier.de www.uni-trier.de

14. Asian Test Symposium 2005: Calcutta, India

14th Asian Test Symposium (ATS 2005), 18-21 December 2005, Calcutta, India. IEEE Computer Society 2005, ISBN 0-7695-2481-8 BibTeX




Plenary Talk

Banquet Speeches

Invited Talks

Session A1: Analog and RF Testing: I

Session B1: Verification, On-line and Software Testing

Session A2: Analog and RF Testing: II

Session B2: Self-Checking, On-line and Software Testing

Session A3: Interconnect Testing

Session B3: BIST

Session A4: SoC Testing

Session B4: Yield Enhancement

Session A5: Delay and Defect-Based Testing

Session B5: Low Power Testing

Session A6: Diagnosis, Delay, and Defect-Based Testing

Session B6: Test Generation and Fault Simulation

Session A7: Design for Testability

Session B7: Test Compression and Compaction

Session A8: Design for Testability: II

Session B8: Test Compression, Test Compaction, and Defect-Based Testing

Session A9: Design for Testability: III

Session B9: Fault Modeling, Processor Testing, and Memory Testing

Industry Session

Session C1: SoC Test Practices

Session C2: Defect-Based Testing

Session C4: Advances in Test Generation and Verification

Session C5: Test Data Compression and System Level Testing

Session C6: Mixed Signal Testing

Session C7: Delay Testing and Burn-in Test Methodologies

Copyright © Sat May 16 22:59:05 2009 by Michael Ley (ley@uni-trier.de)