dblp.uni-trier.de www.uni-trier.de

17. ACM Great Lakes Symposium on VLSI 2007: Stresa, Lago Maggiore, Italy

Hai Zhou, Enrico Macii, Zhiyuan Yan, Yehia Massoud (Eds.): Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, Stresa, Lago Maggiore, Italy, March 11-13, 2007. ACM 2007, ISBN 978-1-59593-605-9 BibTeX

Architecture and memory

Timing and power analysis

Test and reliability

Device, interconnect, and power optimization for nano-CMOS

Emerging technologies

Low power architecture and interconnect

Poster session 1

Circuits and logic

Emerging technologies for low power design

Digital synthesis

Embedded tutorial


System level design

CMOS & logic applications optimization and techniques

Verification techniques

Optimization and verification

Poster session 2

Arithmetic and coding

Routing and buffer insertion

Power estimation and modeling

Copyright © Sat May 16 23:13:51 2009 by Michael Ley (ley@uni-trier.de)