dblp.uni-trier.dewww.uni-trier.de

Maurizio Rebaudengo

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
86EEPaolo Bernardi, Filippo Gandino, Bartolomeo Montrucchio, Maurizio Rebaudengo, Erwing Ricardo Sanchez: Design of an UHF RFID transponder for secure authentication. ACM Great Lakes Symposium on VLSI 2007: 387-392
85EEPaolo Bernardi, Claudio Demartini, Filippo Gandino, Bartolomeo Montrucchio, Maurizio Rebaudengo, Erwing Ricardo Sanchez: Agri-Food Traceability Management using a RFID System with Privacy Protection. AINA 2007: 68-75
84EEMichelangelo Grosso, Maurizio Rebaudengo, Matteo Sonza Reorda: Safety Evaluation of NanoFabrics. DFT 2007: 418-426
83EEPaolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, Matteo Sonza Reorda: A System-layer Infrastructure for SoC Diagnosis. J. Electronic Testing 23(5): 389-404 (2007)
2006
82EEMaurizio Rebaudengo, Luca Sterpone, Massimo Violante, Cristiana Bolchini, Antonio Miele, Donatella Sciuto: Combined software and hardware techniques for the design of reliable IP processors. DFT 2006: 265-273
81EEDavide Appello, Vincenzo Tancorre, Paolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, Matteo Sonza Reorda: On the Automation of the Test Flow of Complex SoCs. VTS 2006: 166-171
80EEPaolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, Matteo Sonza Reorda: A Pattern Ordering Algorithm for Reducing the Size of Fault Dictionaries. VTS 2006: 386-391
79EEPaolo Bernardi, Leticia Maria Veiras Bolzani, Maurizio Rebaudengo, Matteo Sonza Reorda, Fabian Vargas, Massimo Violante: A New Hybrid Fault Detection Technique for Systems-on-a-Chip. IEEE Trans. Computers 55(2): 185-198 (2006)
2005
78EEPaolo Bernardi, Leticia Maria Veiras Bolzani, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: An Integrated Approach for Increasing the Soft-Error Detection Capabilities in SoCs processors. DFT 2005: 445-453
77EEPaolo Bernardi, Leticia Maria Veiras Bolzani, Maurizio Rebaudengo, Matteo Sonza Reorda, Fabian Vargas, Massimo Violante: On-Line Detection of Control-Flow Errors in SoCs by Means of an Infrastructure IP Core. DSN 2005: 50-58
76EEAlberto Manzone, Paolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, Ernesto Sánchez, Matteo Sonza Reorda: Integrating BIST Techniques for On-Line SoC Testing. IOLTS 2005: 235-240
75EEPaolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, Matteo Sonza Reorda: Exploiting an I-IP for both Test and Silicon Debug of Microprocessor Cores. MTV 2005: 55-62
2004
74EEM. Bellato, Paolo Bernardi, D. Bortolato, A. Candelori, M. Ceschia, Alessandro Paccagnella, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante, P. Zambolin: Evaluating the Effects of SEUs Affecting the Configuration Memory of an SRAM-Based FPGA. DATE 2004: 584-589
73EEPaolo Bernardi, Maurizio Rebaudengo, Matteo Sonza Reorda: Exploiting an I-IP for In-Field SOC Test. DFT 2004: 404-412
72EELeticia Maria Veiras Bolzani, Maurizio Rebaudengo, Matteo Sonza Reorda, Fabian Vargas, Massimo Violante: Hybrid Soft Error Detection by Means of Infrastructure IP Cores. IOLTS 2004: 79-88
71EEPaolo Bernardi, Maurizio Rebaudengo, Matteo Sonza Reorda: Using Infrastructure IPs to Support SW-Based Self-Test of Processor Cores. MTV 2004: 22-27
70EEDavide Appello, Alessandra Fudoli, Vincenzo Tancorre, Paolo Bernardi, Fulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda: A BIST-based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques. J. Electronic Testing 20(1): 79-87 (2004)
69EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: A New Approach to Software-Implemented Fault Tolerance. J. Electronic Testing 20(4): 433-437 (2004)
2003
68EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor. DATE 2003: 10602-10607
67EEPaolo Bernardi, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: A P1500-Compatible Programmable BIST Approach for the Test of Embedded Flash Memories. DATE 2003: 10720-10725
66EEO. Goloubeva, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Soft-Error Detection Using Control Flow Assertions. DFT 2003: 581-588
65EEMassimo Violante, M. Ceschia, Matteo Sonza Reorda, Alessandro Paccagnella, Paolo Bernardi, Maurizio Rebaudengo, D. Bortolato, M. Bellato, P. Zambolin, A. Candelori: Analyzing SEU Effects in SRAM-based FPGAs. IOLTS 2003: 119-123
64EEDavide Appello, Paolo Bernardi, Alessandra Fudoli, Maurizio Rebaudengo, Matteo Sonza Reorda, Vincenzo Tancorre, Massimo Violante: Exploiting Programmable BIST For The Diagnosis of Embedded Memory Cores. ITC 2003: 379-385
63EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Accurate Analysis of Single Event Upsets in a Pipelined Microprocessor. J. Electronic Testing 19(5): 577-584 (2003)
62EEPierluigi Civera, Luca Macchiarulo, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: New techniques for efficiently assessing reliability of SOCs. Microelectronics Journal 34(1): 53-61 (2003)
2002
61EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: A New Functional Fault Model for FPGA Application-Oriented Testing. DFT 2002: 372-380
60EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Simulation-Based Analysis of SEU Effects on SRAM-based FPGAs. FPL 2002: 607-615
59EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Analysis of SEU Effects in a Pipelined Processor. IOLTW 2002: 112-116
58EEDavide Appello, Alessandra Fudoli, Vincenzo Tancorre, Fulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda: A BIST-Based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques. IOLTW 2002: 206-210
57EEDavide Appello, Alessandra Fudoli, Vincenzo Tancorre, Fulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda: A BIST-Based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques. MTDT 2002: 12-16
56EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Giovanni Squillero: Initializability analysis of synchronous sequential circuits. ACM Trans. Design Autom. Electr. Syst. 7(2): 249-264 (2002)
55EEPierluigi Civera, Luca Macchiarulo, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits. J. Electronic Testing 18(3): 261-271 (2002)
2001
54EEPierluigi Civera, Luca Macchiarulo, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: FPGA-Based Fault Injection for Microprocessor Systems. Asian Test Symposium 2001: 304-
53EEDavide Appello, Fulvio Corno, M. Giovinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: A P1500 Compliant BIST-Based Approach to Embedded RAM Diagnosis. Asian Test Symposium 2001: 97-102
52EEPh. Cheynet, B. Nicolescu, Raoul Velazco, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: System safety through automatic high-level code transformations: an experimental evaluation. DATE 2001: 297-301
51EEPierluigi Civera, Luca Macchiarulo, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Exploiting FPGA-Based Techniques for Fault Injection Campaigns on VLSI Circuits . DFT 2001: 250-258
50EEPierluigi Civera, Luca Macchiarulo, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits. FPL 2001: 493-502
49EEPierluigi Civera, Luca Macchiarulo, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Exploiting FPGA for Accelerating Fault Injection Experiments. IOLTW 2001: 9-13
48EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante, Marco Torchiano: A Source-to-Source Compiler for Generating Dependable Software. SCAM 2001: 35-44
2000
47EEMarcello Lajolo, Luciano Lavagno, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Automatic test bench generation for simulation-based validation. CODES 2000: 136-140
46EEMarcello Lajolo, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante, Luciano Lavagno: Evaluating System Dependability in a Co-Design Framework. DATE 2000: 586-590
45EEMaurizio Rebaudengo, Matteo Sonza Reorda, Marco Torchiano, Massimo Violante: An Experimental Evaluation of the Effectiveness of Automatic Rule-Based Transformations for Safety-Critical Applications. DFT 2000: 257-265
44 Fulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Prediction of Power Requirements for High-Speed Circuits. EvoWorkshops 2000: 247-254
43EEMaurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante, Ph. Cheynet, B. Nicolescu, Raoul Velazco: Evaluating the Effectiveness of a Software Fault-Tolerance Technique on RISC- and CISC-Based Architectures. IOLTW 2000: 17-
42EEB. Parrotta, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: New Techniques for Accelerating Fault Injection in VHDL Descriptions. IOLTW 2000: 61-66
41EEB. Parrotta, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Speeding-Up Fault Injection Campaigns in VHDL Models. SAFECOMP 2000: 27-36
40EEFulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda, Giovanni Squillero, Massimo Violante: Low Power BIST via Non-Linear Hybrid Cellular Automata. VTS 2000: 29-34
1999
39EEMaurizio Rebaudengo, Matteo Sonza Reorda, Marco Torchiano, Massimo Violante: Soft-Error Detection through Software Fault-Tolerance Techniques. DFT 1999: 210-218
38EEFulvio Corno, Matteo Sonza Reorda, Maurizio Rebaudengo, Massimo Violante: Optimal Vector Selection for Low Power BIST. DFT 1999: 219-226
37 Fulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Test Pattern Generation Under Low Power Constraints. EvoWorkshops 1999: 162-170
36EEFulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: ALPS: A Peak Power Estimation Tool for Sequential Circuits. Great Lakes Symposium on VLSI 1999: 350-353
35EEAlfredo Benso, Maurizio Rebaudengo, Matteo Sonza Reorda: FlexFi: A Flexible Fault Injection Environment for Microprocessor-Based Systems. SAFECOMP 1999: 323-335
34EEMaurizio Rebaudengo, Matteo Sonza Reorda: Evaluating the Fault Tolerance Capabilities of Embedded Systems via BDM . VTS 1999: 452-459
33EEAlfredo Benso, Maurizio Rebaudengo, Matteo Sonza Reorda: Fault Injection for Embedded Microprocessor-based Systems. J. UCS 5(10): 693-711 (1999)
1998
32EEAlfredo Benso, Maurizio Rebaudengo, Matteo Sonza Reorda, Pierluigi Civera: An Integrated HW and SW Fault Injection Environment for Real-Time Systems. DFT 1998: 117-
31EEAlfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: A fault injection environment for microprocessor-based boards. ITC 1998: 768-773
30EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: A Test Pattern Generation Methodology for Low-Power Consumption. VTS 1998: 453-459
29EEAlfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: EXFI: a low-cost fault injection system for embedded microprocessor-based boards. ACM Trans. Design Autom. Electr. Syst. 3(4): 626-634 (1998)
1997
28EESilvia Chiusano, Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: Guaranteeing Testability in Re-encoding for Low Power. Asian Test Symposium 1997: 30-35
27EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Giovanni Squillero: A Genetic Algorithm for the Computation of Initialization Sequences for Synchronous Sequential Circuits. Asian Test Symposium 1997: 56-61
26EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante: Exploiting Logic Simulation to Improve Simulation-based Sequential ATPG. Asian Test Symposium 1997: 68-73
25 Mario Baldi, Fulvio Corno, Maurizio Rebaudengo, Paolo Prinetto, Matteo Sonza Reorda, Giovanni Squillero: Simulation-based verification of network protocols performance. CHARME 1997: 236-251
24EEAlfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Jaan Raik, Raimund Ubar: Exploiting High-Level Descriptions for Circuits Fault Tolerance Assessments. DFT 1997: 212-217
23EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: New static compaction techniques of test sequences for sequential circuits. ED&TC 1997: 37-43
22EEAlfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Raimund Ubar: A new approach to build a low-level malicious fault list starting from high-level description and alternative graphs. ED&TC 1997: 560-565
21 F. Bianchi, Fulvio Corno, Maurizio Rebaudengo, Matteo Sonza Reorda, Roberto Ansaloni: Boolean Function Manipulation on a Parallel System Using BDDs. HPCN Europe 1997: 916-928
20 Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Giovanni Squillero: A new Approach for Initialization Sequences Computation for Synchronous Sequential Circuits. ICCD 1997: 381-386
19EEMario Baldi, Fulvio Corno, Maurizio Rebaudengo, Giovanni Squillero: GA-Based Performance Analysis of Network Protocols. ICTAI 1997: 118-124
18EES. Chuisano, Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: Exploiting Symbolic Techniques within Genetic Algorithms for Power Optimization. ICTAI 1997: 133-
17EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: SAARA: a simulated annealing algorithm for test pattern generation for digital circuits. SAC 1997: 228-232
1996
16 Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Maurizio Damiani, Leonardo Impagliazzo, G. Sartore: On-line Testing of an Off-the-shelf Microprocessor Board for Safety-critical Applications. EDCC 1996: 190-202
15 Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: A Parallel Genetic Algorithm for Automatic Generation of Test Sequences for Digital Circuits. HPCN Europe 1996: 454-459
14 Gavril Godza, Maurizio Rebaudengo, Matteo Sonza Reorda: Using Parallel Genetic Algorithms for Solving the Min-Cut Problem. HPCN Europe 1996: 985-986
13 Maurizio Rebaudengo, Matteo Sonza Reorda: A Cellular Genetic Algorithm for the Floorplan Area Optimization Problem on a SIMD Architecture. HPCN Europe 1996: 987-988
12 Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: Comparing Topological, Symbolic and GA-based ATPGs: An Experimental Approach. ITC 1996: 39-47
11 Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: Partial Scan Flip Flop Selection for Simulation-Based Sequential ATPGs. ITC 1996: 558-564
10 Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: Exploiting Competing Subpopulations for Automatic Generation of Test Sequences for Digital Cicuits. PPSN 1996: 792-800
9EEMaurizio Rebaudengo, Matteo Sonza Reorda: GALLO: a genetic algorithm for floorplan area optimization. IEEE Trans. on CAD of Integrated Circuits and Systems 15(8): 943-951 (1996)
8EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 15(8): 991-1000 (1996)
1995
7 P. P. Delsanto, S. Biancotto, M. Scalerandi, Maurizio Rebaudengo, Matteo Sonza Reorda: Exploiting massively parallel architectures for the solution of diffusion and propagation problems. HPCN Europe 1995: 1-6
6 Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Enzo Veiluva: A PVM tool for automatic test generation on parallel and distributed systems. HPCN Europe 1995: 39-44
5EESilvano Gai, Maurizio Rebaudengo, Matteo Sonza Reorda: An improved data parallel algorithm for Boolean function manipulation using BDDs. PDP 1995: 33-41
4EEFulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Enzo Veiluva: A portable ATPG tool for parallel and distributed systems. VTS 1995: 29-34
1994
3 Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Enzo Veiluva: GATTO: An Intelligent Tool for Automatic Test Pattern Generation for Digital Circuits. ICTAI 1994: 411-417
2 Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda: An Automatic Test Pattern Generator for Large Sequential Circuits Based on Genetic Algorithms. ITC 1994: 240-249
1 Matteo Sonza Reorda, Maurizio Rebaudengo: A Genetic Algorithm for Floorplan Area Optimization. International Conference on Evolutionary Computation 1994: 93-96

Coauthor Index

1Roberto Ansaloni [21]
2Davide Appello [53] [57] [58] [64] [70] [81]
3Mario Baldi [19] [25]
4M. Bellato [65] [74]
5Alfredo Benso [22] [24] [29] [31] [32] [33] [35]
6Paolo Bernardi [64] [65] [67] [70] [71] [73] [74] [75] [76] [77] [78] [79] [80] [81] [83] [85] [86]
7F. Bianchi [21]
8S. Biancotto [7]
9Cristiana Bolchini [82]
10Leticia Maria Veiras Bolzani [72] [77] [78] [79]
11D. Bortolato [65] [74]
12A. Candelori [65] [74]
13M. Ceschia [65] [74]
14Ph. Cheynet [43] [52]
15Silvia Chiusano [28]
16S. Chuisano [18]
17Pierluigi Civera [32] [49] [50] [51] [54] [55] [62]
18Fulvio Corno [4] [6] [8] [10] [11] [12] [15] [16] [17] [18] [19] [20] [21] [23] [25] [26] [27] [28] [30] [36] [37] [38] [40] [44] [53] [56] [57] [58] [70]
19Maurizio Damiani [16]
20P. P. Delsanto [7]
21Claudio Demartini [85]
22Alessandra Fudoli [57] [58] [64] [70]
23Silvano Gai [5]
24Filippo Gandino [85] [86]
25M. Giovinetto [53]
26Gavril Godza [14]
27O. Goloubeva [66]
28Michelangelo Grosso [75] [76] [80] [81] [83] [84]
29Leonardo Impagliazzo [16]
30Marcello Lajolo [46] [47]
31Luciano Lavagno [46] [47]
32Luca Macchiarulo [49] [50] [51] [54] [55] [62]
33Alberto Manzone [76]
34Antonio Miele [82]
35Bartolomeo Montrucchio [85] [86]
36B. Nicolescu [43] [52]
37Alessandro Paccagnella [65] [74]
38B. Parrotta [41] [42]
39Paolo Prinetto [2] [3] [4] [6] [8] [10] [11] [12] [15] [16] [17] [18] [20] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [56]
40Jaan Raik [24]
41Matteo Sonza Reorda [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] [52] [53] [54] [55] [56] [57] [58] [59] [60] [61] [62] [63] [64] [65] [66] [67] [68] [69] [70] [71] [72] [73] [74] [75] [76] [77] [78] [79] [80] [81] [83] [84]
42Ernesto Sánchez (Edgar Ernesto Sánchez Sánchez) [76]
43Erwing Ricardo Sanchez [85] [86]
44G. Sartore [16]
45M. Scalerandi [7]
46Donatella Sciuto [82]
47Giovanni Squillero [19] [20] [25] [27] [40] [56]
48Luca Sterpone [82]
49Vincenzo Tancorre [57] [58] [64] [70] [81]
50Marco Torchiano [39] [45] [48]
51Raimund Ubar [22] [24]
52Fabian Vargas [72] [77] [79]
53Enzo Veiluva [3] [4] [6]
54Raoul Velazco [43] [52]
55Massimo Violante [26] [36] [37] [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] [52] [54] [55] [59] [60] [61] [62] [63] [64] [65] [66] [67] [68] [69] [72] [74] [77] [78] [79] [82]
56P. Zambolin [65] [74]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)