dblp.uni-trier.dewww.uni-trier.de

Nele Mentens

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
15EENele Mentens, Benedikt Gierlichs, Ingrid Verbauwhede: Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration. CHES 2008: 346-362
2007
14EENele Mentens, Kazuo Sakiyama, Bart Preneel, Ingrid Verbauwhede: Efficient pipelining for modular multiplication architectures in prime fields. ACM Great Lakes Symposium on VLSI 2007: 534-539
13EENele Mentens, Kazuo Sakiyama, Lejla Batina, Bart Preneel, Ingrid Verbauwhede: A Side-channel Attack Resistant Programmable PKC Coprocessor for Embedded Applications. ICSAMOS 2007: 194-200
12EELejla Batina, Nele Mentens, Kazuo Sakiyama, Bart Preneel, Ingrid Verbauwhede: Public-Key Cryptography on the Top of a Needle. ISCAS 2007: 1831-1834
11EELejla Batina, Jorge Guajardo, Tim Kerins, Nele Mentens, Pim Tuyls, Ingrid Verbauwhede: Public-Key Cryptography for RFID-Tags. PerCom Workshops 2007: 217-222
2006
10EENele Mentens, Lejla Batina, Bart Preneel, Ingrid Verbauwhede: Time-Memory Trade-Off Attack on FPGA Platforms: UNIX Password Cracking. ARC 2006: 323-334
9EEKazuo Sakiyama, Nele Mentens, Lejla Batina, Bart Preneel, Ingrid Verbauwhede: Reconfigurable Modular Arithmetic Logic Unit for High-Performance Public-Key Cryptosystems. ARC 2006: 347-357
8EELejla Batina, Nele Mentens, Kazuo Sakiyama, Bart Preneel, Ingrid Verbauwhede: Low-Cost Elliptic Curve Cryptography for Wireless Sensor Networks. ESAS 2006: 6-17
7EENele Mentens, Kazuo Sakiyama, Lejla Batina, Ingrid Verbauwhede, Bart Preneel: Fpga-Oriented Secure Data Path Design: Implementation of a Public Key Coprocessor. FPL 2006: 1-6
6EELejla Batina, Nele Mentens, Bart Preneel, Ingrid Verbauwhede: Flexible hardware architectures for curve-based cryptography. ISCAS 2006
2005
5EELejla Batina, Nele Mentens, Bart Preneel, Ingrid Verbauwhede: Side-channel aware design: Algorithms and Architectures for Elliptic Curve Cryptography over GF(2n). ASAP 2005: 350-355
4EENele Mentens, Lejla Batina, Bart Preneel, Ingrid Verbauwhede: A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box. CT-RSA 2005: 323-333
3EELejla Batina, Nele Mentens, Ingrid Verbauwhede: Side-Channel Issues for Designing Secure Hardware Implementations. IOLTS 2005: 118-121
2004
2EENele Mentens, Siddika Berna Örs, Bart Preneel: An FPGA implementation of an elliptic curve processor GF(2m). ACM Great Lakes Symposium on VLSI 2004: 454-457
1 Nele Mentens, Siddika Berna Örs, Bart Preneel, Joos Vandewalle: An FPGA Implementation of a Montgomery Multiplier Over GF(2^m). Computers and Artificial Intelligence 23(5): (2004)

Coauthor Index

1Lejla Batina [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13]
2Benedikt Gierlichs [15]
3Jorge Guajardo [11]
4Tim Kerins [11]
5Siddika Berna Örs [1] [2]
6Bart Preneel [1] [2] [4] [5] [6] [7] [8] [9] [10] [12] [13] [14]
7Kazuo Sakiyama [7] [8] [9] [12] [13] [14]
8Pim Tuyls [11]
9Joos Vandewalle [1]
10Ingrid Verbauwhede [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)