IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 13

Volume 13, Number 1, January 1994

• Jason Cong, Yuzheng Ding:
  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. 1-12
  Electronic Edition (link) BibTeX
• Martine D. F. Schlag, Jackson Kong, Pak K. Chan:
  Routability-driven technology mapping for lookup table-based FPGA's. 13-26
  Electronic Edition (link) BibTeX
• Lars W. Hagen, Andrew B. Kahng, Fadi J. Kurdahi, Champaka Ramachandran:
  On the intrinsic Rent parameter and spectra-based partitioning methodologies. 27-37
  Electronic Edition (link) BibTeX
• Majid Sarrafzadeh, Kuo-Feng Liao, Chak-Kuen Wong:
  Single-layer global routing. 38-47
  Electronic Edition (link) BibTeX
• Reiji Suda, Ryotaro Kamikawai, Yasuo Wada, Willy Hioe, Mutsumi Hosoya, Eiichi Goto:
  QFP wiring problem-introduction and analytical considerations. 48-56
  Electronic Edition (link) BibTeX
• Kurt Antreich, Helmut E. Graeb, Claudia U. Wieser:
  Circuit analysis and optimization driven by worst-case distances. 57-71
  Electronic Edition (link) BibTeX
• Franz Fasching, Walter Tuppa, Siegfried Selberherr:
  VISTA-the data level. 72-81
  Electronic Edition (link) BibTeX
• Martin D. Giles, Duane S. Boning, Goodwin R. Chin, Walter C. Dietrich Jr., Michael S. Karasick, Mark E. Law, Purnendu K. Mozumder, Lee R. Nackman, V. T. Rajan, Duncan M. Hank Walker, Robert H. Wang, Alexander S. Wong:
  Semiconductor wafer representation for TCAD. 82-95
  Electronic Edition (link) BibTeX
• Jaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson:
  Algorithms for the transient simulation of lossy interconnect. 96-104
  Electronic Edition (link) BibTeX
• W. W. Wong, Juin J. Liou:
  JFET circuit simulation using SPICE implemented with an improved model. 105-109
  Electronic Edition (link) BibTeX
• So-Zen Yao, Nan-Chi Chou, Chung-Kuan Cheng, T. C. Hu:
  A multi-probe approach for MCM substrate testing. 110-121
  Electronic Edition (link) BibTeX
• Filip Van Aelten, Jonathan Allen, Srinivas Devadas:
  Event-based verification of synchronous, globally controlled, logic designs against signal flow graphs. 122-134
  Electronic Edition (link) BibTeX

Volume 13, Number 2, February 1994

• Yi-Min Jiang, Tsing-Fa Lee, TingTing Hwang, Youn-Long Lin:
  Performance-driven interconnection optimization for microarchitecture synthesis. 137-149
  Electronic Edition (link) BibTeX
• Zebo Peng, Krzysztof Kuchcinski:
  Automated transformation of algorithms into register-transfer level implementations. 150-166
  Electronic Edition (link) BibTeX
• June-Kyung Rho, Gary D. Hachtel, Fabio Somenzi, Reily M. Jacoby:
  Exact and heuristic algorithms for the minimization of incompletely specified state machines. 167-177
  Electronic Edition (link) BibTeX
• Yang Cai, Martin D. F. Wong:
  On shifting blocks and terminals to minimize channel density. 178-186
  Electronic Edition (link) BibTeX
• Masayuki Terai, Kazuo Nakajima, Kazuhiro Takahashi, Koji Sato:
  A new approach to over-the-cell channel routing with three layers. 187-200
  Electronic Edition (link) BibTeX
• Hans Kosina, Siegfried Selberherr:
  A hybrid device simulator that combines Monte Carlo and drift-diffusion analysis. 201-210
  Electronic Edition (link) BibTeX
• Larry G. Jones, David Blaauw:
  A cache-based method for accelerating switch-level simulation. 211-218
  Electronic Edition (link) BibTeX
• Edward W. Scheckler, Andrew R. Neureuther:
  Models and algorithms for three-dimensional topography simulation with SAMPLE-3D. 219-230
  Electronic Edition (link) BibTeX
• Andrew T. Yang, Yu Liu, Jack T. Yao:
  An efficient nonquasi-static diode model for circuit simulation. 231-239
  Electronic Edition (link) BibTeX
• Irith Pomeranz, Sudhakar M. Reddy:
  An efficient nonenumerative method to estimate the path delay fault coverage in combinational circuits. 240-250
  Electronic Edition (link) BibTeX
• Irith Pomeranz, Sudhakar M. Reddy:
  SPADES-ACE: a simulator for path delay faults in sequential circuits with extensions to arbitrary clocking schemes. 251-263
  Electronic Edition (link) BibTeX
• Georg Pelz, Uli Roettcher:
  Pattern matching and refinement hybrid approach to circuit comparison. 264-276
  Electronic Edition (link) BibTeX

Volume 13, Number 3, March 1994

• Miodrag Potkonjak, Jan M. Rabaey:
  Optimizing resource utilization using transformations. 277-292
  Electronic Edition (link) BibTeX
• Philip B. M. Wolbert, Gerhard K. M. Wachutka, Benno H. Krabbenborg, Ton J. Mouthaan:
  Nonisothermal device simulation using the 2D numerical process/device simulator TRENDY and application to SOI-devices. 293-302
  Electronic Edition (link) BibTeX
• Ting-Hai Chao, Yu-Chin Hsu:
  Rectilinear Steiner tree construction by local and global refinement. 303-309
  Electronic Edition (link) BibTeX
• Ronald J. G. Goossens, Stephen G. Beebe, Zhiping Yu, Robert W. Dutton:
  An automatic biasing scheme for tracing arbitrarily shaped I-V curves. 310-317
  Electronic Edition (link) BibTeX
• Shiang-Tang Huang, Tai-Ming Parng, Jyuo-Min Shyu:
  Timed Boolean calculus and its applications in timing analysis. 318-337
  Electronic Edition (link) BibTeX
• Peter M. Maurer, Yun Sik Lee:
  Gateways: a technique for adding event-driven behavior to compiled simulations. 338-352
  Electronic Edition (link) BibTeX
• Bechir Ayari, Bozena Kaminska:
  A new dynamic test vector compaction for automatic test pattern generation. 353-358
  Electronic Edition (link) BibTeX
• Víctor H. Champac, Antonio Rubio, Joan Figueras:
  Electrical model of the floating gate defect in CMOS ICs: implications on I_DDQ testing. 359-369
  Electronic Edition (link) BibTeX
• Beyin Chen, Chung-Len Lee:
  A complement-based fast algorithm to generate universal test sets for multi-output functions. 370-377
  Electronic Edition (link) BibTeX
• Irith Pomeranz, Sudhakar M. Reddy:
  On achieving complete fault coverage for sequential machines. 378-386
  Electronic Edition (link) BibTeX
• Antonio Rubio, Noriyoshi Itazaki, Xiaole Xu, Kozo Kinoshita:
  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits. 387-395
  Electronic Edition (link) BibTeX
• Russell Kao, Mark Horowitz:
  Eliminating redundant DC equations for asymptotic waveform evaluation. 396-397
  Electronic Edition (link) BibTeX

Volume 13, Number 4, April 1994

• Jerry R. Burch, Edmund M. Clarke, David E. Long, Kenneth L. McMillan, David L. Dill:
  Symbolic model checking for sequential circuit verification. 401-424
  Electronic Edition (link) BibTeX
• Taewhan Kim, Noritake Yonezawa, Jane W.-S. Liu, C. L. Liu:
  A scheduling algorithm for conditional resource sharing-a hierarchical reduction approach. 425-438
  Electronic Edition (link) BibTeX
• Tsing-Fa Lee, Allen C.-H. Wu, Youn-Long Lin, Daniel D. Gajski:
  A transformation-based method for loop folding. 439-450
  Electronic Edition (link) BibTeX
• Minjoong Rim, Rajiv Jain:
  Lower-bound performance estimation for the high-level synthesis scheduling problem. 451-458
  Electronic Edition (link) BibTeX
• Mark Aagaard, Miriam Leeser:
  PBS: proven Boolean simplification. 459-470
  Electronic Edition (link) BibTeX
• Ahmed S. Desouki, Young-June Park, Hong-Shick Min:
  A CAD procedure for optimizing bipolar devices relative to BiCMOS circuit delays. 471-481
  Electronic Edition (link) BibTeX
• Carlos H. Díaz, Sung-Mo Kang, Charvaka Duvvury:
  Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices. 482-493
  Electronic Edition (link) BibTeX
• Rupert Howes, William Redman-White, Ken G. Nichols, Peter J. Mole, Michael J. Robinson, Simon Bird:
  An SOS MOSFET model based on calculation of the surface potential. 494-506
  Electronic Edition (link) BibTeX
• Tatsuya Kunikiyo, Katsuyoshi Mitsui, Masato Fujinaga, Tetsuya Uchida, Norihiko Kotani:
  Reverse short-channel effect due to lateral diffusion of point-defect induced by source/drain ion implantation. 507-514
  Electronic Edition (link) BibTeX
• Henry Cox, Janusz Rajski:
  On necessary and nonconflicting assignments in algorithmic test pattern generation. 515-530
  Electronic Edition (link) BibTeX
• Noriyuki Takahashi, Nagisa Ishiura, Shuzo Yajima:
  Fault simulation for multiple faults by Boolean function manipulation. 531-535
  Electronic Edition (link) BibTeX

Volume 13, Number 5, May 1994

• Said Amellal, Bozena Kaminska:
  Functional synthesis of digital systems with TASS. 537-552
  Electronic Edition (link) BibTeX
• Daniel Brand, Vijay S. Iyengar:
  Identification of redundant delay faults. 553-565
  Electronic Edition (link) BibTeX
• Kaushik De, Balkrishna Ramkumar, Prithviraj Banerjee:
  A portable parallel algorithm for logic synthesis using transduction. 566-580
  Electronic Edition (link) BibTeX
• P. N. Lam, Hon F. Li, S. C. Leung:
  Optimization of state encoding in distributed circuits. 581-588
  Electronic Edition (link) BibTeX
• Alexander Saldanha, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli:
  Satisfaction of input and output encoding constraints. 589-602
  Electronic Edition (link) BibTeX
• C. Y. Roger Chen, Cliff Yungchin Hou, Uminder Singh:
  Optimal algorithms for bubble sort based non-Manhattan channel routing. 603-609
  Electronic Edition (link) BibTeX
• Mitiko Miura-Mattausch:
  Analytical MOSFET model for quarter micron technologies. 610-615
  Electronic Edition (link) BibTeX
• Kenny K. H. Toh, Andrew R. Neureuther, Edward W. Scheckler:
  Algorithms for simulation of three-dimensional etching. 616-624
  Electronic Edition (link) BibTeX
• Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer:
  SWiTEST: a switch level test generation system for CMOS combinational circuits. 625-637
  Electronic Edition (link) BibTeX
• Kuo-Feng Liao, Majid Sarrafzadeh:
  Correction to "Boundary single-layer routing with movable terminals". 638
  Electronic Edition (link) BibTeX
• Weiwei Mao, Michael D. Ciletti:
  Reducing correlation to improve coverage of delay faults in scan-path design. 638-646
  Electronic Edition (link) BibTeX
• Premachandran R. Menon, Hitesh Ahuja, Mohan Harihara:
  Redundancy identification and removal in combinational circuits. 646-651
  Electronic Edition (link) BibTeX
• Michael Nicolaidis:
  Fault secure property versus strongly code disjoint checkers. 651-658
  Electronic Edition (link) BibTeX
• Janusz A. Starzyk:
  Hierarchical analysis of high frequency interconnect networks. 658-664
  Electronic Edition (link) BibTeX

Volume 13, Number 6, June 1994

• Jan M. Rabaey, Miodrag Potkonjak:
  Estimating implementation bounds for real time DSP application specific circuits. 669-683
  Electronic Edition (link) BibTeX
• Tae Won Cho, Sam S. Pyo, J. Robert Heath:
  PARALLEX: a parallel approach to switchbox routing. 684-693
  Electronic Edition (link) BibTeX
• Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri:
  Block placement with a Boltzmann Machine. 694-701
  Electronic Edition (link) BibTeX
• Y. Apanovich, Eugeny D. Lyumkis, Boris S. Polsky, Alex I. Shur, Peter A. Blakey:
  Steady-state and transient analysis of submicron devices using energy balance and simplified hydrodynamic models. 702-711
  Electronic Edition (link) BibTeX
• Udaya A. Ranawake, Carl Huster, Patrick M. Lenders, Stephen Marshall Goodnick:
  PMC-3D: a parallel three-dimensional Monte Carlo semiconductor device simulator. 712-724
  Electronic Edition (link) BibTeX
• Jason Yao-Tsung Tsai, Kuo-Don Hong, Yin-Lun Yuan:
  An efficient analytical model for calculating trapped charge in amorphous silicon. 725-728
  Electronic Edition (link) BibTeX
• Demos F. Anastasakis, Nanda Gopal, Seok-Yoon Kim, Lawrence T. Pillage:
  Enhancing the stability of asymptotic waveform evaluation for digital interconnect circuit applications. 729-736
  Electronic Edition (link) BibTeX
• Sina Balkir, Mehmet Yanilmaz, Martin A. Plonus:
  Numerical integration using Bezier splines. 737-745
  Electronic Edition (link) BibTeX
• Anirudh Devgan, Ronald A. Rohrer:
  Adaptively controlled explicit simulation. 746-762
  Electronic Edition (link) BibTeX
• Curtis L. Ratzlaff, Lawrence T. Pillage:
  RICE: rapid interconnect circuit evaluation using AWE. 763-776
  Electronic Edition (link) BibTeX
• Chung-Hsing Chen, Tanay Karnik, Daniel G. Saab:
  Structural and behavioral synthesis for testability techniques. 777-785
  Electronic Edition (link) BibTeX
• Silvano Gai, Pier Luca Montessoro:
  Creator: new advanced concepts in concurrent simulation. 786-795
  Electronic Edition (link) BibTeX
• Linda S. Milor, Alberto L. Sangiovanni-Vincentelli:
  Minimizing production test time to detect faults in analog circuits. 796-813
  Electronic Edition (link) BibTeX
• Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert Wang:
  Event suppression: improving the efficiency of timing simulation for synchronous digital circuits. 814-822
  Electronic Edition (link) BibTeX
• Hsu-Chun Yen:
  On multiterminal single bend wirability. 822-826
  Electronic Edition (link) BibTeX

Volume 13, Number 7, July 1994

• Balkrishna Ramkumar, Prithviraj Banerjee:
  ProperCAD: A portable object-oriented parallel environment for VLSI CAD. 829-842
  Electronic Edition (link) BibTeX
• D. L. Springer, Donald E. Thomas:
  Exploiting the special structure of conflict and compatibility graphs in high-level synthesis. 843-856
  Electronic Edition (link) BibTeX
• Siu-Wing Cheng, Hsi-Chuan Chen, David Hung-Chang Du, Andrew Lim:
  The role of long and short paths in circuit performance optimization. 857-864
  Electronic Edition (link) BibTeX
• June-Kyung Rho, Fabio Somenzi:
  Don't care sequences and the optimization of interacting finite state machines. 865-874
  Electronic Edition (link) BibTeX
• Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli:
  Circuit structure relations to redundancy and delay. 875-883
  Electronic Edition (link) BibTeX
• Shun-Shii Lin:
  Constant-time algorithms for the channel assignment problem on processor arrays with reconfigurable bus systems. 884-890
  Electronic Edition (link) BibTeX
• Xiaoyu Song, Xuehou Tan:
  An optimal channel-routing algorithm in the times square model. 891-898
  Electronic Edition (link) BibTeX
• Woo-Sung Choi, Jae-Gyung Ahn, Young-June Park, Hong-Shick Min, Chang-Gyu Hwang:
  A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm. 899-908
  Electronic Edition (link) BibTeX
• Li-Ren Liu, David Hung-Chang Du, Hsi-Chuan Chen:
  An efficient parallel critical path algorithm. 909-919
  Electronic Edition (link) BibTeX
• Vivek Chickermane, Jaushin Lee, Janak H. Patel:
  Addressing design for testability at the architectural level. 920-934
  Electronic Edition (link) BibTeX
• Rochit Rajsuman:
  A new testing method for EEPLA. 935-939
  Electronic Edition (link) BibTeX
• Jos van Sas, Francky Catthoor, Hugo De Man:
  Cellular automata based deterministic self-test strategies for programmable data paths. 940-949
  Electronic Edition (link) BibTeX
• Sharad Malik:
  Analysis of cyclic combinational circuits. 950-956
  Electronic Edition (link) BibTeX

Volume 13, Number 8, August 1994

• Yung-Te Lai, Massoud Pedram, Sarma B. K. Vrudhula:
  EVBDD-based algorithms for integer linear programming, spectral transformation, and function decomposition. 959-975
  Electronic Edition (link) BibTeX
• J. Narasimham, Kazuo Nakajima, Chong S. Rim, Anton T. Dahbura:
  Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements. 976-986
  Electronic Edition (link) BibTeX
• C. Thomas Gray, Wentai Liu, Ralph K. Cavin III:
  Timing constraints for wave-pipelined systems. 987-1004
  Electronic Edition (link) BibTeX
• Prabhat Jain, Ganesh Gopalakrishnan:
  Efficient symbolic simulation-based verification using the parametric form of Boolean expressions. 1005-1015
  Electronic Edition (link) BibTeX
• Li-Ren Liu, Hsi-Chuan Chen, David Hung-Chang Du:
  The calculation of signal stable ranges in combinational circuits. 1016-1023
  Electronic Edition (link) BibTeX
• Carl Pixley, Seh-Woong Jeong, Gary D. Hachtel:
  Exact calculation of synchronizing sequences based on binary decision diagrams. 1024-1034
  Electronic Edition (link) BibTeX
• Gwo-Chung Tai, Can E. Korman, Isaak D. Mayergoyz:
  A parallel-in-time method for the transient simulation of SOI devices with drain current overshoots. 1035-1044
  Electronic Edition (link) BibTeX
• Wing Ning:
  Strongly NP-hard discrete gate-sizing problems. 1045-1051
  Electronic Edition (link) BibTeX
• Elizabeth M. Rudnick, Vivek Chickermane, Janak H. Patel:
  An observability enhancement approach for improved testability and at-speed test. 1051-1056
  Electronic Edition (link) BibTeX
• Jacob Savir, Srinivas Patil:
  Broad-side delay test. 1057-1064
  Electronic Edition (link) BibTeX
• Shun-Lin Su, Charles H. Barry, Chi-Yuan Lo:
  A space-efficient short-finding algorithm [VLSI layouts]. 1065-1068
  Electronic Edition (link) BibTeX

Volume 13, Number 9, September 1994

• Arun Achyuthan, Mohamed I. Elmasry:
  Mixed analog/digital hardware synthesis of artificial neural networks. 1073-1087
  Electronic Edition (link) BibTeX
• Pak K. Chan, Martine D. F. Schlag, Jason Y. Zien:
  Spectral K-way ratio-cut partitioning and clustering. 1088-1096
  Electronic Edition (link) BibTeX
• Brian Lockyear, Carl Ebeling:
  Optimal retiming of level-clocked circuits using symmetric clock schedules. 1097-1109
  Electronic Edition (link) BibTeX
• Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain:
  Power efficient technology decomposition and mapping under an extended power consumption model. 1110-1122
  Electronic Edition (link) BibTeX
• Farid N. Najm:
  Low-pass filter for computing the transition density in digital circuits. 1123-1131
  Electronic Edition (link) BibTeX
• Sherif H. K. Embabi, R. Damodaran:
  Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications for timing simulations. 1132-1142
  Electronic Edition (link) BibTeX
• Wolfgang Kunz, Dhiraj K. Pradhan:
  Recursive learning: a new implication technique for efficient solutions to CAD problems-test, verification, and optimization. 1143-1158
  Electronic Edition (link) BibTeX
• Tai-Yu Chou, Zoltan J. Cendes:
  Capacitance calculation of IC packages using the finite element method and planes of symmetry. 1159-1166
  Electronic Edition (link) BibTeX
• Sudhir M. Gowda, Bing J. Sheu:
  BSIM plus: an advanced SPICE model for submicron MOS VLSI circuits. 1166-1170
  Electronic Edition (link) BibTeX
• Dimitrios Kagaris, Fillia Makedon, Spyros Tragoudas:
  A method for pseudo-exhaustive test pattern generation. 1170-1178
  Electronic Edition (link) BibTeX
• Ted Stanion, Carl Sechen:
  Boolean division and factorization using binary decision diagrams. 1179-1184
  Electronic Edition (link) BibTeX

Volume 13, Number 10, October 1994

• Konrad Doll, Frank M. Johannes, Kurt Antreich:
  Iterative placement improvement by network flow methods. 1189-1200
  Electronic Edition (link) BibTeX
• King C. Ho, Sarma B. K. Vrudhula:
  Interval graph algorithms for two-dimensional multiple folding of array-based VLSI layouts. 1201-1222
  Electronic Edition (link) BibTeX
• Ping-Chung Li, Georgios I. Stamoulis, Ibrahim N. Hajj:
  A probabilistic timing approach to hot-carrier effect estimation. 1223-1234
  Electronic Edition (link) BibTeX
• Minchang Liang, Mark E. Law:
  An object-oriented approach to device simulation-FLOODS. 1235-1240
  Electronic Edition (link) BibTeX
• Dwight L. Woolard, Hong Tian, Michael A. Littlejohn, K. W. Kim:
  The implementation of physical boundary conditions in the Monte Carlo simulation of electron devices. 1241-1246
  Electronic Edition (link) BibTeX
• Walter Allegretto, Bing Shen, P. Haswell, Zhongsheng Lai, Alexander M. Robinson:
  Numerical modeling of a micromachined thermal conductivity gas pressure sensor. 1247-1256
  Electronic Edition (link) BibTeX
• Seok-Yoon Kim, Nanda Gopal, Lawrence T. Pillage:
  Time-domain macromodels for VLSI interconnect analysis. 1257-1270
  Electronic Edition (link) BibTeX
• Abdolreza Nabavi-Lishi, Nicholas C. Rumin:
  Inverter models of CMOS gates for supply current and delay evaluation. 1271-1279
  Electronic Edition (link) BibTeX
• TingTing Hwang, Robert Michael Owens, Mary Jane Irwin, Kuo-Hua Wang:
  Logic synthesis for field-programmable gate arrays. 1280-1287
  Electronic Edition (link) BibTeX
• Jaushin Lee, Janak H. Patel:
  Architectural level test generation for microprocessors. 1288-1300
  Electronic Edition (link) BibTeX
• T. V. Nguyen:
  Recursive convolution and discrete time domain simulation of lossy coupled transmission lines. 1301-1305
  Electronic Edition (link) BibTeX

Volume 13, Number 11, November 1994

• Ganesh Gopalakrishnan, Erik Brunvand, Nick Michell, Steven M. Nowick:
  A correctness criterion for asynchronous circuit validation and optimization. 1309-1318
  Electronic Edition (link) BibTeX
• Amir H. Farrahi, Majid Sarrafzadeh:
  Complexity of the lookup-table minimization problem for FPGA technology mapping. 1319-1332
  Electronic Edition (link) BibTeX
• S. Parameswaran, M. F. Schulz:
  Computer-aided selection of components for technology-independent specifications. 1333-1350
  Electronic Edition (link) BibTeX
• Jeff Griffith, Gabriel Robins, Jeffrey S. Salowe, Tongtong Zhang:
  Closing the gap: near-optimal Steiner trees in polynomial time. 1351-1365
  Electronic Edition (link) BibTeX
• Dirk Theune, Ralf Thiele, W. John, Thomas Lengauer:
  Robust methods for EMC-driven routing. 1366-1378
  Electronic Edition (link) BibTeX
• M. Karim Moallemi, Hui Zhang:
  A general numerical procedure for multilayer multistep IC process simulation. 1379-1390
  Electronic Edition (link) BibTeX
• Giorgio Casinovi, Jeen-Mo Yang:
  Multi-level simulation of large analog systems containing behavioral models. 1391-1399
  Electronic Edition (link) BibTeX
• Alberto Leone, Antonio Gnudi, Giorgio Baccarani:
  Hydrodynamic simulation of semiconductor devices operating at low temperature. 1400-1408
  Electronic Edition (link) BibTeX
• Jun-Fa Mao, Zheng-Fan Li:
  Waveform relaxation solution of the ABCD matrices of nonuniform transmission lines for transient analysis. 1409-1412
  Electronic Edition (link) BibTeX
• S. Wayne Bollinger, Scott F. Midkiff:
  Test generation for I_DDQ testing of bridging faults in CMOS circuits. 1413-1418
  Electronic Edition (link) BibTeX
• Richard I. Hartley, Albert E. Casavant:
  Optimizing pipelined networks of associative and commutative operators. 1418-1425
  Electronic Edition (link) BibTeX
• Akira Kato, Mitsutaka Katada, Toyoharu Kamiya, Toyoki Ito, Tadashi Hattori:
  A rapid, stable decoupled algorithm for solving semiconductor hydrodynamic equations. 1425-1428
  Electronic Edition (link) BibTeX
• Irith Pomeranz, Sudhakar M. Reddy:
  On determining symmetries in inputs of logic circuits. 1428-1434
  Electronic Edition (link) BibTeX
• Yasunori Sameshima, Yoshihiro Kitamura, Tomoo Fukazawa:
  Multiple signature analysis method using fault simulation. 1434-1437
  Electronic Edition (link) BibTeX

Volume 13, Number 12, December 1994

• Xiaobo Sharon Hu, Steven C. Bass, Ronald G. Harber:
  Minimizing the number of delay buffers in the synchronization of pipelined systems. 1441-1449
  Electronic Edition (link) BibTeX
• Champaka Ramachandran, Fadi J. Kurdahi:
  Combined topological and functionality-based delay estimation using a layout-driven approach for high-level applications. 1450-1460
  Electronic Edition (link) BibTeX
• Charles Chiang, Chak-Kuen Wong, Majid Sarrafzadeh:
  A weighted Steiner tree-based global router with simultaneous length and density minimization. 1461-1469
  Electronic Edition (link) BibTeX
• Massoud Pedram, Bahman S. Nobandegani, Bryan Preas:
  Design and analysis of segmented routing channels for row-based FPGA's. 1470-1479
  Electronic Edition (link) BibTeX
• Ching-Wei Yeh, Chung-Kuan Cheng, Ting-Ting Y. Lin:
  A general purpose, multiple-way partitioning algorithm. 1480-1488
  Electronic Edition (link) BibTeX
• Joe Rodriguez-Tellez, Kahtan A. Mezher, M. Al-Daas:
  Computationally efficient and accurate capacitance model for the GaAs MESFET for microwave nonlinear circuit design. 1489-1497
  Electronic Edition (link) BibTeX
• Russell Kao, Mark Horowitz:
  Timing analysis for piecewise linear Rsim. 1498-1512
  Electronic Edition (link) BibTeX
• Sanjay L. Manney, Michel S. Nakhla, Qi-Jun Zhang:
  Analysis of nonuniform, frequency-dependent high-speed interconnects using numerical inversion of Laplace transform. 1513-1525
  Electronic Edition (link) BibTeX
• Jessica Qian, Satyamurthy Pullela, Lawrence T. Pillage:
  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates. 1526-1535
  Electronic Edition (link) BibTeX
• Sachin S. Sapatnekar, Pravin M. Vaidya, Sung-Mo Kang:
  Convexity-based algorithms for design centering. 1536-1549
  Electronic Edition (link) BibTeX
• Karl Fuchs, Michael Pabst, Torsten Rössel:
  RESIST: a recursive test pattern generation algorithm for path delay faults considering various test classes. 1550-1562
  Electronic Edition (link) BibTeX
• Manjit Borah, Robert Michael Owens, Mary Jane Irwin:
  An edge-based heuristic for Steiner routing. 1563-1568
  Electronic Edition (link) BibTeX