| 2008 |
|---|
| 144 | | David L. Dill,
Tadayoshi Kohno:
2008 USENIX/ACCURATE Electronic Voting Workshop, July 28-29, 2008, San Jose, CA, USA, Proceedings
USENIX Association 2008 |
| 143 | EE | David L. Dill:
A Retrospective on Murphi.
25 Years of Model Checking 2008: 77-88 |
| 142 | EE | David L. Dill:
Formal Verification and Biology.
ATVA 2008: 3 |
| 141 | EE | Cristian Cadar,
Vijay Ganesh,
Peter M. Pawlowski,
David L. Dill,
Dawson R. Engler:
EXE: Automatically Generating Inputs of Death.
ACM Trans. Inf. Syst. Secur. 12(2): (2008) |
| 140 | EE | David L. Dill,
Daniel Castro:
Point/counterpoint: The U.S. should ban paperless electronic voting machines.
Commun. ACM 51(10): 29-33 (2008) |
| 2007 |
|---|
| 139 | EE | Vijay Ganesh,
David L. Dill:
A Decision Procedure for Bit-Vectors and Arrays.
CAV 2007: 519-531 |
| 2006 |
|---|
| 138 | EE | Cristian Cadar,
Vijay Ganesh,
Peter M. Pawlowski,
David L. Dill,
Dawson R. Engler:
EXE: automatically generating inputs of death.
ACM Conference on Computer and Communications Security 2006: 322-335 |
| 137 | EE | David L. Dill:
I Think I Voted: E-Voting vs. Democracy.
CAV 2006: 2 |
| 136 | EE | Husam Abu-Haimed,
David L. Dill,
Sergey Berezin:
A Refinement Method for Validity Checking of Quantified First-Order Formulas in Hardware Verification.
FMCAD 2006: 145-152 |
| 135 | EE | Carolyn L. Talcott,
David L. Dill:
Multiple Representations of Biological Processes.
T. Comp. Sys. Biology: 221-245 (2006) |
| 2005 |
|---|
| 134 | EE | Debashis Sahoo,
Jawahar Jain,
Subramanian K. Iyer,
David L. Dill:
A New Reachability Algorithm for Symmetric Multi-processor Architecture.
ATVA 2005: 26-38 |
| 133 | EE | Debashis Sahoo,
Jawahar Jain,
Subramanian K. Iyer,
David L. Dill,
E. Allen Emerson:
Predictive Reachability Using a Sample-Based Approach.
CHARME 2005: 388-392 |
| 132 | EE | Debashis Sahoo,
Jawahar Jain,
Subramanian K. Iyer,
David L. Dill,
E. Allen Emerson:
Multi-threaded reachability.
DAC 2005: 467-470 |
| 131 | EE | Madanlal Musuvathi,
David L. Dill:
An Incremental Heap Canonicalization Algorithm.
SPIN 2005: 28-42 |
| 130 | EE | David L. Dill,
Merrill Knapp,
Pamela Gage,
Carolyn L. Talcott,
Keith Laderoute,
Patrick Lincoln:
The Pathalyzer: A Tool for Analysis of Signal Transduction Pathways.
Systems Biology and Regulatory Genomics 2005: 11-22 |
| 2004 |
|---|
| 129 | EE | Jacob Chang,
Sergey Berezin,
David L. Dill:
Using Interface Refinement to Integrate Formal Verification into the Design Cycle.
CAV 2004: 122-134 |
| 128 | EE | Debashis Sahoo,
Subramanian K. Iyer,
Jawahar Jain,
Christian Stangier,
Amit Narayan,
David L. Dill,
E. Allen Emerson:
A Partitioning Methodology for BDD-Based Verification.
FMCAD 2004: 399-413 |
| 127 | EE | David L. Dill:
The battle of accountable voting systems.
MEMOCODE 2004: 105 |
| 126 | EE | Poorvi L. Vora,
Ben Adida,
Ren Bucholz,
David Chaum,
David L. Dill,
David Jefferson,
Douglas W. Jones,
William Lattin,
Aviel D. Rubin,
Michael I. Shamos,
Moti Yung:
Evaluation of voting systems.
Commun. ACM 47(11): 144 (2004) |
| 125 | EE | David L. Dill,
Aviel D. Rubin:
Guest Editors' Introduction: E-Voting Security.
IEEE Security & Privacy 2(1): 22-23 (2004) |
| 2003 |
|---|
| 124 | EE | Husam Abu-Haimed,
Sergey Berezin,
David L. Dill:
Strengthening Invariants by Symbolic Consistency Testing.
CAV 2003: 407-419 |
| 123 | EE | Husam Abu-Haimed,
Sergey Berezin,
David L. Dill:
Semi-formal Verification of Memory Systems by Symbolic Simulation.
CHARME 2003: 158-163 |
| 122 | EE | David L. Dill,
Patrick Lincoln:
Evolution as Design Engineer.
CMSB 2003: 202-206 |
| 121 | EE | César Sánchez,
Sriram Sankaranarayanan,
Henny Sipma,
Ting Zhang,
David L. Dill,
Zohar Manna:
Event Correlation: Language and Semantics.
EMSOFT 2003: 323-339 |
| 120 | EE | Sergey Berezin,
Vijay Ganesh,
David L. Dill:
An Online Proof-Producing Decision Procedure for Mixed-Integer Linear Arithmetic.
TACAS 2003: 521-536 |
| 119 | EE | David L. Dill,
Bruce Schneier,
Barbara Simons:
Voting and technology: who gets to count your vote?
Commun. ACM 46(8): 29-31 (2003) |
| 2002 |
|---|
| 118 | EE | Madanlal Musuvathi,
Andy Chou,
David L. Dill,
Dawson R. Engler:
Model checking system software with CMC.
ACM SIGOPS European Workshop 2002: 219-222 |
| 117 | EE | Aaron Stump,
David L. Dill:
Faster Proof Checking in the Edinburgh Logical Framework.
CADE 2002: 392-407 |
| 116 | EE | Clark W. Barrett,
David L. Dill,
Aaron Stump:
Checking Satisfiability of First-Order Formulas by Incremental Translation to SAT.
CAV 2002: 236-249 |
| 115 | EE | Aaron Stump,
Clark W. Barrett,
David L. Dill:
CVC: A Cooperating Validity Checker.
CAV 2002: 500-504 |
| 114 | EE | David L. Dill,
Nate James,
Shishpal Rawat,
Gérard Berry,
Limor Fix,
Harry Foster,
Rajeev K. Ranjan,
Gunnar Stålmarck,
Curt Widdoes:
Formal verification methods: getting around the brick wall.
DAC 2002: 576-577 |
| 113 | EE | Kanna Shimizu,
David L. Dill:
Deriving a simulation input generator and a coverage metric from a formal specification.
DAC 2002: 801-806 |
| 112 | EE | Vijay Ganesh,
Sergey Berezin,
David L. Dill:
Deciding Presburger Arithmetic by Model Checking and Comparisons with Other Methods.
FMCAD 2002: 171-186 |
| 111 | EE | Satyaki Das,
David L. Dill:
Counter-Example Based Predicate Discovery in Predicate Abstraction.
FMCAD 2002: 19-32 |
| 110 | EE | Clark W. Barrett,
David L. Dill,
Aaron Stump:
A Generalization of Shostak's Method for Combining Decision Procedures.
FroCos 2002: 132-146 |
| 109 | EE | Madanlal Musuvathi,
David Y. W. Park,
Andy Chou,
Dawson R. Engler,
David L. Dill:
CMC: A Pragmatic Approach to Model Checking Real Code.
OSDI 2002 |
| 108 | EE | Aaron Stump,
Clark W. Barrett,
David L. Dill:
Producing Proofs from an Arithmetic Decision Procedure in Elliptical LF.
Electr. Notes Theor. Comput. Sci. 70(2): (2002) |
| 107 | | Robert B. Jones,
Jens U. Skakkebæk,
David L. Dill:
Formal Verification of Out-of-Order Execution with Incremental Flushing.
Formal Methods in System Design 20(2): 139-158 (2002) |
| 106 | EE | Kanna Shimizu,
David L. Dill:
Using Formal Specifications for Functional Validation of Hardware Designs.
IEEE Design & Test of Computers 19(4): 96-106 (2002) |
| 2001 |
|---|
| 105 | EE | Kanna Shimizu,
David L. Dill,
Ching-Tsun Chou:
A Specification Methodology by a Collection of Compact Properties as Applied to the Intel® ItaniumTM Processor Bus Protocol.
CHARME 2001: 340-354 |
| 104 | EE | David Lie,
Andy Chou,
Dawson R. Engler,
David L. Dill:
A simple method for extracting models for protocol code.
ISCA 2001: 192-203 |
| 103 | | Aaron Stump,
Clark W. Barrett,
David L. Dill,
Jeremy R. Levitt:
A Decision Procedure for an Extensional Theory of Arrays.
LICS 2001: 29-37 |
| 102 | | Satyaki Das,
David L. Dill:
Successive Approximation of Abstract Transition Relations.
LICS 2001: 51-60 |
| 101 | | Ulrich Stern,
David L. Dill:
Parallelizing the Murj Verifier.
Formal Methods in System Design 18(2): 117-129 (2001) |
| 2000 |
|---|
| 100 | EE | David Y. W. Park,
Ulrich Stern,
Jens U. Skakkebæk,
David L. Dill:
Java Model Checking.
ASE 2000: 253-256 |
| 99 | | Clark W. Barrett,
David L. Dill,
Aaron Stump:
A Framework for Cooperating Decision Procedures.
CADE 2000: 79-98 |
| 98 | EE | Chris Wilson,
David L. Dill:
Reliable verification using symbolic simulation with scalar values.
DAC 2000: 124-129 |
| 97 | EE | Kanna Shimizu,
David L. Dill,
Alan J. Hu:
Monitor-Based Formal Specification of PCI.
FMCAD 2000: 335-353 |
| 96 | EE | Chris Wilson,
David L. Dill,
Randal E. Bryant:
Symbolic Simulation with Approximate Values.
FMCAD 2000: 470-485 |
| 95 | EE | David L. Dill:
Model checking Java programs.
FMSP 2000: 1 |
| 94 | | Shankar G. Govindaraju,
David L. Dill:
Counterexample-Guided Choice of Projections in Approximate Symbolic Model Checking.
ICCAD 2000: 115-119 |
| 93 | EE | David L. Dill:
Model checking Java programs (abstract only).
ISSTA 2000: 179 |
| 92 | EE | Seungjoon Park,
Satyaki Das,
David L. Dill:
Automatic checking of aggregation abstractions through stateenumeration.
IEEE Trans. on CAD of Integrated Circuits and Systems 19(10): 1202-1210 (2000) |
| 1999 |
|---|
| 91 | EE | David L. Dill:
Alternative Approaches to Hardware Verification (abstract).
CAV 1999: 1 |
| 90 | EE | Satyaki Das,
David L. Dill,
Seungjoon Park:
Experience with Predicate Abstraction.
CAV 1999: 160-171 |
| 89 | EE | Shankar G. Govindaraju,
David L. Dill,
Jules P. Bergmann:
Improved Approximate Reachability Using Auxiliary State Variables.
DAC 1999: 312-316 |
| 88 | EE | Ellen Sentovich,
David L. Dill,
Serdar Tasiran:
Formal verification meets simulation (tutorial abstract).
ICCAD 1999: 221 |
| 87 | EE | Shankar G. Govindaraju,
David L. Dill:
Approximate Symbolic Model Checking using Overlapping Projections.
Electr. Notes Theor. Comput. Sci. 23(2): (1999) |
| 86 | | C. Norris Ip,
David L. Dill:
Verifying Systems with Replicated Components in Mur[b.phiv].
Formal Methods in System Design 14(3): 273-310 (1999) |
| 85 | EE | Seungjoon Park,
David L. Dill:
An Executable Specification and Verifier for Relaxed Memory Order.
IEEE Trans. Computers 48(2): 227-235 (1999) |
| 84 | EE | Kenneth Y. Yun,
David L. Dill:
Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations).
IEEE Trans. on CAD of Integrated Circuits and Systems 18(2): 101-117 (1999) |
| 83 | EE | Kenneth Y. Yun,
David L. Dill:
Automatic synthesis of extended burst-mode circuits. II. (Automaticsynthesis).
IEEE Trans. on CAD of Integrated Circuits and Systems 18(2): 118-132 (1999) |
| 82 | EE | Supratik Chakraborty,
Kenneth Y. Yun,
David L. Dill:
Timing analysis of asynchronous systems using time separation of events.
IEEE Trans. on CAD of Integrated Circuits and Systems 18(8): 1061-1076 (1999) |
| 1998 |
|---|
| 81 | | Ulrich Stern,
David L. Dill:
Using Magnatic Disk Instead of Main Memory in the Murphi Verifier.
CAV 1998: 172-183 |
| 80 | | Jens U. Skakkebæk,
Robert B. Jones,
David L. Dill:
Formal Verification of Out-of-Order Execution Using Incremental Flushing.
CAV 1998: 98-109 |
| 79 | EE | David L. Dill:
What's Between Simulation and Formal Verification? (Extended Abstract).
DAC 1998: 328-329 |
| 78 | EE | Shankar G. Govindaraju,
David L. Dill,
Alan J. Hu,
Mark Horowitz:
Approximate Reachability with BDDs Using Overlapping Projections.
DAC 1998: 451-456 |
| 77 | EE | Clark W. Barrett,
David L. Dill,
Jeremy R. Levitt:
A Decision Procedure for Bit-Vector Arithmetic.
DAC 1998: 522-527 |
| 76 | EE | C. Han Yang,
David L. Dill:
Validation with Guided Search of the State Space.
DAC 1998: 599-604 |
| 75 | EE | Robert B. Jones,
Jens U. Skakkebæk,
David L. Dill:
Reducing Manual Abstraction in Formal Verification of Out-of-Order Execution.
FMCAD 1998: 2-17 |
| 74 | EE | Jeffrey X. Su,
David L. Dill,
Jens U. Skakkebæk:
Formally Verifying Data and Control with Weak Reachability Invariants.
FMCAD 1998: 387-402 |
| 73 | EE | David Y. W. Park,
Jens U. Skakkebæk,
Mats Per Erik Heimdahl,
Barbara J. Czerny,
David L. Dill:
Checking properties of safety critical specifications using efficient decision procedures.
FMSP 1998: 34-43 |
| 72 | EE | David Y. W. Park,
Jens U. Skakkebæk,
David L. Dill:
Static Analysis to Identify Invariants in RSML Specifications.
FTRTFT 1998: 133-142 |
| 71 | EE | Shankar G. Govindaraju,
David L. Dill:
Verification by approximate forward and backward reachability.
ICCAD 1998: 366-370 |
| 70 | EE | Kenneth Y. Yun,
Bill Lin,
David L. Dill,
Srinivas Devadas:
BDD-based synthesis of extended burst-mode controllers.
IEEE Trans. on CAD of Integrated Circuits and Systems 17(9): 782-792 (1998) |
| 69 | EE | Seungjoon Park,
David L. Dill:
Verification of Cache Coherence Protocols by Aggregation of Distributed Transactions.
Theory Comput. Syst. 31(4): 355-376 (1998) |
| 1997 |
|---|
| 68 | EE | Supratik Chakraborty,
David L. Dill,
Kun-Yung Chang,
Kenneth Y. Yun:
Timing Analysis of Extended Burst-Mode Circuits.
ASYNC 1997: 101-111 |
| 67 | EE | Supratik Chakraborty,
David L. Dill:
More Accurate Polynomial-Time Min-Max Timing Simulation.
ASYNC 1997: 112- |
| 66 | | Ulrich Stern,
David L. Dill:
Parallelizing the Murphi Verifier.
CAV 1997: 256-278 |
| 65 | | Seungjoon Park,
Satyaki Das,
David L. Dill:
Automatic Checking of Aggregation Abstractions Through State Enumeration.
FORTE 1997: 207-222 |
| 64 | EE | Supratik Chakraborty,
David L. Dill:
Approximate algorithms for time separation of events.
ICCAD 1997: 190-194 |
| 1996 |
|---|
| 63 | | C. Norris Ip,
David L. Dill:
Verifying Systems with Replicated Components in Murphi.
CAV 1996: 147-158 |
| 62 | | Seungjoon Park,
David L. Dill:
Protocol Verification by Aggregation of Distributed Transactions.
CAV 1996: 300-310 |
| 61 | | David L. Dill:
The Murphi Verification System.
CAV 1996: 390-393 |
| 60 | EE | C. Norris Ip,
David L. Dill:
State Reduction Using Reversible Rules.
DAC 1996: 564-567 |
| 59 | | Robert B. Jones,
Carl-Johan H. Seger,
David L. Dill:
Self-Consistency Checking.
FMCAD 1996: 159-171 |
| 58 | | Clark W. Barrett,
David L. Dill,
Jeremy R. Levitt:
Validity Checking for Combinations of Theories with Equality.
FMCAD 1996: 187-201 |
| 57 | | Jeffrey X. Su,
David L. Dill,
Clark W. Barrett:
Automatic Generation of Invariants in Processor Verification.
FMCAD 1996: 377-388 |
| 56 | | Ulrich Stern,
David L. Dill:
A New Scheme for Memory-Efficient Probabilistic Verification.
FORTE 1996: 333-348 |
| 55 | | Seungjoon Park,
David L. Dill:
Verification of FLASH Cache Coherence Protocol by Aggregation of Distributed Transactions.
SPAA 1996: 288-296 |
| 54 | | C. Norris Ip,
David L. Dill:
Better Verification Through Symmetry.
Formal Methods in System Design 9(1/2): 41-75 (1996) |
| 53 | | Jonathan P. Bowen,
Ricky W. Butler,
David L. Dill,
Robert L. Glass,
David Gries,
Anthony Hall,
Michael G. Hinchey,
C. Michael Holloway,
Daniel Jackson,
Cliff B. Jones,
Michael J. Lutz,
David Lorge Parnas,
John M. Rushby,
Jeannette M. Wing,
Pamela Zave:
An Invitation to Formal Methods.
IEEE Computer 29(4): 16-30 (1996) |
| 1995 |
|---|
| 52 | | David L. Dill,
Howard Wong-Toi:
Verification of Real-Time Systems by Successive Over and Under Approximation.
CAV 1995: 409-422 |
| 51 | | Ulrich Stern,
David L. Dill:
Improved probabilistic verification by hash compaction.
CHARME 1995: 206-224 |
| 50 | | Ulrich Stern,
David L. Dill:
Automatic verification of the SCI cache coherence protocol.
CHARME 1995: 21-34 |
| 49 | EE | Robert B. Jones,
David L. Dill,
Jerry R. Burch:
Efficient validity checking for processor verification.
ICCAD 1995: 2-6 |
| 48 | EE | Kenneth Y. Yun,
David L. Dill:
A high-performance asynchronous SCSI controller.
ICCD 1995: 44- |
| 47 | EE | Richard C. Ho,
C. Han Yang,
Mark Horowitz,
David L. Dill:
Architecture Validation for Processors.
ISCA 1995: 404-413 |
| 46 | EE | Seungjoon Park,
David L. Dill:
An Executable Specification, Analyzer and Verifier for RMO (Relaxed Memory Order).
SPAA 1995: 34-41 |
| 45 | EE | Steven M. Nowick,
David L. Dill:
Exact two-level minimization of hazard-free logic with multiple-input changes.
IEEE Trans. on CAD of Integrated Circuits and Systems 14(8): 986-997 (1995) |
| 1994 |
|---|
| 44 | | David L. Dill:
Computer Aided Verification, 6th International Conference, CAV '94, Stanford, California, USA, June 21-23, 1994, Proceedings
Springer 1994 |
| 43 | | Jerry R. Burch,
David L. Dill:
Automatic verification of Pipelined Microprocessor Control.
CAV 1994: 68-80 |
| 42 | | David L. Dill:
Hierarchical Models of Synchronous Circuits (Abstract).
CONCUR 1994: 161 |
| 41 | EE | Alan J. Hu,
Gary York,
David L. Dill:
New Techniques for Efficient Verification with Implicitly Conjoined BDDs.
DAC 1994: 276-282 |
| 40 | EE | Kenneth Y. Yun,
Bill Lin,
David L. Dill,
Srinivas Devadas:
Performance-driven synthesis of asynchronous controllers.
ICCAD 1994: 550-557 |
| 39 | EE | Jerry R. Burch,
Edmund M. Clarke,
David E. Long,
Kenneth L. McMillan,
David L. Dill:
Symbolic model checking for sequential circuit verification.
IEEE Trans. on CAD of Integrated Circuits and Systems 13(4): 401-424 (1994) |
| 38 | | Rajeev Alur,
David L. Dill:
A Theory of Timed Automata.
Theor. Comput. Sci. 126(2): 183-235 (1994) |
| 37 | EE | Mark E. Dean,
David L. Dill,
Mark Horowitz:
Self-timed logic using Current-Sensing Completion Detection (CSCD).
VLSI Signal Processing 7(1-2): 7-16 (1994) |
| 1993 |
|---|
| 36 | | Alan J. Hu,
David L. Dill:
Efficient Verification with BDDs using Implicitly Conjoined Invariants.
CAV 1993: 3-14 |
| 35 | | C. Norris Ip,
David L. Dill:
Better Verification Through Symmetry.
CHDL 1993: 97-111 |
| 34 | EE | Alan J. Hu,
David L. Dill:
Reducing BDD Size by Exploiting Functional Dependencies.
DAC 1993: 266-271 |
| 33 | EE | Polly Siegel,
Giovanni De Micheli,
David L. Dill:
Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs.
DAC 1993: 61-67 |
| 32 | EE | Kenneth Y. Yun,
David L. Dill:
Unifying synchronous/asynchronous state machine synthesis.
ICCAD 1993: 255-260 |
| 31 | EE | Jerry R. Burch,
David L. Dill,
Elizabeth Wolf,
Giovanni De Micheli:
Modeling hierarchical combinational circuits.
ICCAD 1993: 612-617 |
| 30 | | C. Norris Ip,
David L. Dill:
Efficient Verification of Symmetric Concurrent Systems.
ICCD 1993: 230-234 |
| 29 | | Rajeev Alur,
Costas Courcoubetis,
David L. Dill:
Model-Checking in Dense Real-time
Inf. Comput. 104(1): 2-34 (1993) |
| 1992 |
|---|
| 28 | | Costas Courcoubetis,
David L. Dill,
Magda Chatzaki,
Panagiotis Tzounakis:
Verification with Real-Time COSPAN.
CAV 1992: 274-287 |
| 27 | | Alan J. Hu,
David L. Dill,
Andreas J. Drexler,
C. Han Yang:
Higher-Level Specification and Verification with BDDs.
CAV 1992: 82-95 |
| 26 | | Rajeev Alur,
Costas Courcoubetis,
Nicolas Halbwachs,
David L. Dill,
Howard Wong-Toi:
Minimization of Timed Transition Systems.
CONCUR 1992: 340-354 |
| 25 | EE | Kenneth Y. Yun,
David L. Dill:
Automatic synthesis of 3D asynchronous state machines.
ICCAD 1992: 576-580 |
| 24 | EE | Steven M. Nowick,
David L. Dill:
Exact two-level minimization of hazard-free logic with multiple-input changes.
ICCAD 1992: 626-630 |
| 23 | | Steven M. Nowick,
Kenneth Y. Yun,
David L. Dill:
Practical Asynchronous Controller Design.
ICCD 1992: 341-345 |
| 22 | | Kenneth Y. Yun,
David L. Dill,
Steven M. Nowick:
Synthesis of 3D Asynchronous State Machines.
ICCD 1992: 346-350 |
| 21 | | Kenneth L. McMillan,
David L. Dill:
Algorithms for Interface Timing Verification.
ICCD 1992: 48-51 |
| 20 | | David L. Dill,
Andreas J. Drexler,
Alan J. Hu,
C. Han Yang:
Protocol Verification as a Hardware Design Aid.
ICCD 1992: 522-525 |
| 19 | EE | Rajeev Alur,
Costas Courcoubetis,
David L. Dill,
Nicolas Halbwachs,
Howard Wong-Toi:
An implementation of three algorithms for timing verification based on automata emptiness.
IEEE Real-Time Systems Symposium 1992: 157-166 |
| 18 | | David L. Dill,
Steven M. Nowick,
Robert F. Sproull:
Specification and Automatic Verification of Self-Timed Queues.
Formal Methods in System Design 1(1): 29-60 (1992) |
| 17 | | Jerry R. Burch,
Edmund M. Clarke,
Kenneth L. McMillan,
David L. Dill,
L. J. Hwang:
Symbolic Model Checking: 10^20 States and Beyond
Inf. Comput. 98(2): 142-170 (1992) |
| 1991 |
|---|
| 16 | | David L. Dill,
Alan J. Hu,
Howard Wong-Toi:
Checking for Language Inclusion Using Simulation Preorders.
CAV 1991: 255-265 |
| 15 | | Rajeev Alur,
Costas Courcoubetis,
David L. Dill:
Model-Checking for Probabilistic Real-Time Systems (Extended Abstract).
ICALP 1991: 115-126 |
| 14 | | Steven M. Nowick,
David L. Dill:
Automatic Synthesis of Locally-Clocked Asynchronous State Machines.
ICCAD 1991: 318-321 |
| 13 | | Mark E. Dean,
David L. Dill,
Mark Horowitz:
Self-Timed Logic Using Current-Sensing Completion Detection (CSCD).
ICCD 1991: 187-191 |
| 12 | | Steven M. Nowick,
David L. Dill:
Synthesis of Asynchronous State Machines Using A Local Clock.
ICCD 1991: 192-197 |
| 11 | | Rajeev Alur,
Costas Courcoubetis,
David L. Dill:
Verifying Automata Specifications of Probabilistic Real-time Systems.
REX Workshop 1991: 28-44 |
| 10 | | Rajeev Alur,
David L. Dill:
The Theory of Timed Automata.
REX Workshop 1991: 45-73 |
| 1990 |
|---|
| 9 | | Howard Wong-Toi,
David L. Dill:
Synthesizing Processes and Schedulers from Temporal Specifications.
CAV 1990: 272-281 |
| 8 | | Paul Loewenstein,
David L. Dill:
Verification of a Multiprocessor Cache Protocol Using Simulation Relations and Higher-Order Logic.
CAV 1990: 302-311 |
| 7 | EE | Jerry R. Burch,
Edmund M. Clarke,
Kenneth L. McMillan,
David L. Dill:
Sequential Circuit Verification Using Symbolic Model Checking.
DAC 1990: 46-51 |
| 6 | | Rajeev Alur,
David L. Dill:
Automata For Modeling Real-Time Systems.
ICALP 1990: 322-335 |
| 5 | | Rajeev Alur,
Costas Courcoubetis,
David L. Dill:
Model-Checking for Real-Time Systems
LICS 1990: 414-425 |
| 4 | | Jerry R. Burch,
Edmund M. Clarke,
Kenneth L. McMillan,
David L. Dill,
L. J. Hwang:
Symbolic Model Checking: 10^20 States and Beyond
LICS 1990: 428-439 |
| 1989 |
|---|
| 3 | | David L. Dill:
Timing Assumptions and Verification of Finite-State Concurrent Systems.
Automatic Verification Methods for Finite State Systems 1989: 197-212 |
| 2 | | David L. Dill:
Complete Trace Structures.
Hardware Specification, Verification and Synthesis 1989: 224-243 |
| 1986 |
|---|
| 1 | | Michael C. Browne,
Edmund M. Clarke,
David L. Dill,
Bud Mishra:
Automatic Verification of Sequential Circuits Using Temporal Logic.
IEEE Trans. Computers 35(12): 1035-1044 (1986) |
