dblp.uni-trier.de www.uni-trier.de

13. PATMOS 2003: Torino, Italy

Jorge Juan-Chico, Enrico Macii (Eds.): Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings. Lecture Notes in Computer Science 2799 Springer 2003, ISBN 3-540-20074-6 BibTeX
@proceedings{DBLP:conf/patmos/2003,
  editor    = {Jorge Juan-Chico and
               Enrico Macii},
  title     = {Integrated Circuit and System Design, Power and Timing Modeling,
               Optimization and Simulation, 13th International Workshop, PATMOS
               2003, Torino, Italy, September 10-12, 2003, Proceedings},
  booktitle = {PATMOS},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {2799},
  year      = {2003},
  isbn      = {3-540-20074-6},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Keynote Speech

Gate-Level Modeling and Design

Low Level Modeling and Characterization

Interconnect Modeling and Optimization

Asynchronous Techniques

Keynote Speech

Industrial Session

RTL Power Modeling and Memory Optimisation

High-Level Modeling

Power Efficient Technologies and Designs

Keynote Speech

Communication Modeling and Design

Low Power Issues in Processors and Multimedia

Poster Session

Copyright © Sat May 16 23:32:37 2009 by Michael Ley (ley@uni-trier.de)