![]() | ![]() |
2004 | ||
---|---|---|
2 | Matthias Müller, Andreas Wortmann, Sven Simon, Michael Kugel, Tim Schoenauer: The impact of clock gating schemes on the power dissipation of synthesizable register files. ISCAS (2) 2004: 609-612 | |
2003 | ||
1 | EE | Tim Schoenauer, Jörg Berthold, Christoph Heer: Reduced Leverage of Dual Supply voltages in Ultra Deep Submicron Technologies. PATMOS 2003: 41-50 |
1 | Jörg Berthold | [1] |
2 | Christoph Heer | [1] |
3 | Michael Kugel | [2] |
4 | Matthias Müller | [2] |
5 | Sven Simon | [2] |
6 | Andreas Wortmann | [2] |