dblp.uni-trier.dewww.uni-trier.de

Stilianos Siskos

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
13EEGeorge Fikos, L. Nalpantidis, Stilianos Siskos: A low-voltage, analog power-law function generator. ISCAS 2006
12EEIlias Pappas, L. Nalpantidis, Vasilios Kalenteridis, Stilianos Siskos, A. A. Hatzopoulos, C. A. Dimitriadis: A threshold voltage variation cancellation technique for analogue peripheral circuits of a display array using poly-Si TFTs. ISCAS 2006
11EEN. P. Papadopoulos, A. A. Hatzopoulos, D. K. Papakostas, C. A. Dimitriadis, Stilianos Siskos: Modeling the impact of light on the performance of polycrystalline thin-film transistors at the sub-threshold region. ISCAS 2006
10EEN. P. Papadopoulos, A. A. Hatzopoulos, D. K. Papakostas, C. A. Dimitriadis, Stilianos Siskos: Modeling the impact of light on the performance of polycrystalline thin-film transistors at the sub-threshold region. Microelectronics Journal 37(11): 1313-1320 (2006)
2005
9EEDimitrios Soudris, Spiridon Nikolaidis, Stilianos Siskos, Konstantinos Tatas, K. Siozios, George Koutroumpezis, Nikolaos Vassiliadis, Vasilios Kalenteridis, Haroula Pournara, Ilias Pappas, Adonios Thanailakis: AMDREL: a novel low-energy FPGA architecture and supporting CAD tool design flow. ASP-DAC 2005: 3-4
8EEKostas Siozios, George Koutroumpezis, Konstantinos Tatas, Nikolaos Vassiliadis, Vasilios Kalenteridis, Haroula Pournara, Ilias Pappas, Dimitrios Soudris, Antonios Thanailakis, Spiridon Nikolaidis, Stilianos Siskos: A Novel FPGA Architecture and an Integrated Framework of CAD Tools for Implementing Applications. IEICE Transactions 88-D(7): 1369-1380 (2005)
7EEVasilios Kalenteridis, Haroula Pournara, K. Siozios, Konstantinos Tatas, Nikolaos Vassiliadis, Ilias Pappas, George Koutroumpezis, Spiridon Nikolaidis, Stilianos Siskos, D. J. Soudris: A complete platform and toolset for system implementation on fine-grain reconfigurable hardware. Microprocessors and Microsystems 29(6): 247-259 (2005)
2004
6EEVasilios Kalenteridis, Haroula Pournara, K. Siozios, Konstantinos Tatas, George Koutroumpezis, Ilias Pappas, Spiridon Nikolaidis, Stilianos Siskos, D. J. Soudris, Adonios Thanailakis: An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development. IPDPS 2004
2003
5EEKonstantinos Tatas, K. Siozios, Nikolaos Vassiliadis, D. J. Soudris, Spiridon Nikolaidis, Stilianos Siskos, Adonios Thanailakis: FPGA Architecture Design and Toolset for Logic Implementation. PATMOS 2003: 607-616
2001
4EESpiridon Vlassis, George Fikos, Stilianos Siskos: A floating gate CMOS Euclidean distance calculator and its application to hand-written digit recognition. ICIP (3) 2001: 350-353
2000
3EESpiridon Vlassis, Kostantinos Doris, Stilianos Siskos, Ioannis Pitas: Analog implementation of erosion/dilation, median and order statistics filters. Pattern Recognition 33(6): 1023-1032 (2000)
1999
2EESpiridon Vlassis, Stilianos Siskos: High speed and high resolution WTA circuit. ISCAS (2) 1999: 224-227
1EESpiridon Vlassis, Stilianos Siskos: Analog CMOS four-quadrant multiplier and divider. ISCAS (5) 1999: 383-386

Coauthor Index

1C. A. Dimitriadis [10] [11] [12]
2Kostantinos Doris [3]
3George Fikos [4] [13]
4A. A. Hatzopoulos [10] [11] [12]
5Vasilios Kalenteridis [6] [7] [8] [9] [12]
6George Koutroumpezis [6] [7] [8] [9]
7L. Nalpantidis [12] [13]
8Spiridon Nikolaidis [5] [6] [7] [8] [9]
9N. P. Papadopoulos [10] [11]
10D. K. Papakostas [10] [11]
11Ilias Pappas [6] [7] [8] [9] [12]
12Ioannis Pitas [3]
13Haroula Pournara [6] [7] [8] [9]
14Kostas Siozios (K. Siozios) [5] [6] [7] [8] [9]
15Dimitrios Soudris (D. J. Soudris) [5] [6] [7] [8] [9]
16Konstantinos Tatas (K. Tatas) [5] [6] [7] [8] [9]
17Adonios Thanailakis (Antonios Thanailakis) [5] [6] [8] [9]
18Nikolaos Vassiliadis [5] [7] [8] [9]
19Spiridon Vlassis [1] [2] [3] [4]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)