dblp.uni-trier.dewww.uni-trier.de

Jean-Baptiste Rigaud

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
10EEJulien Francq, Jean-Baptiste Rigaud, Pascal Manet, Assia Tria, Arnaud Tisserand: Error Detection for Borrow-Save Adders Dedicated to ECC Unit. FDTC 2008: 77-86
2007
9EERégis Leveugle, Abdelaziz Ammari, V. Maingot, E. Teyssou, Pascal Moitrel, Christophe Mourtel, Nathalie Feyt, Jean-Baptiste Rigaud, Assia Tria: Experimental evaluation of protections against laser-induced faults and consequences on fault modeling. DATE 2007: 1587-1592
8EEReouven Elbaz, Lionel Torres, Gilles Sassatelli, Pierre Guillemin, C. Anguille, Michel Bardouillet, Christian Buatois, Jean-Baptiste Rigaud: Hardware Engines for Bus Encryption: A Survey of Existing Techniques CoRR abs/0710.4803: (2007)
2006
7 Pascal Manet, Jean-Baptiste Rigaud, Julien Francq, Marc Jeambrun, Assia Tria, Bruno Robisson, Jerome Quartana, Selma Laabidi: Integrated Evaluation Platform for Secured Devices. ReCoSoC 2006: 214-219
2005
6EEReouven Elbaz, Lionel Torres, Gilles Sassatelli, Pierre Guillemin, C. Anguille, Michel Bardouillet, Christian Buatois, Jean-Baptiste Rigaud: Hardware Engines for Bus Encryption: A Survey of Existing Techniques. DATE 2005: 40-45
2003
5EEDominique Borrione, Menouer Boubekeur, Emil Dumitrescu, Marc Renaudin, Jean-Baptiste Rigaud, Antoine Sirianni: An Approach to the Introduction of Formal Validation in an Asynchronous Circuit Design Flow. HICSS 2003: 279
4EEPhilippe Maurine, Jean-Baptiste Rigaud, G. Fraidy Bouesse, Gilles Sicard, Marc Renaudin: Statistic Implementation of QDI Asynchronous Primitives. PATMOS 2003: 181-191
2002
3EEJean-Baptiste Rigaud, Laurent Fesquet, Marc Renaudin, Jerome Quartana: High-Level Modeling and Design of Asynchronous Arbiters for On-Chip Communication Systems. DATE 2002: 1090
2EEQuoc Thai Ho, Jean-Baptiste Rigaud, Laurent Fesquet, Marc Renaudin, Robin Rolland: Implementing Asynchronous Circuits on LUT Based FPGAs. FPL 2002: 36-46
2001
1 Jean-Baptiste Rigaud, Jerome Quartana, Laurent Fesquet, Marc Renaudin: Modeling and Design of Asynchronous Priority Arbiters for On-Chip Communication Systems. VLSI-SOC 2001: 313-324

Coauthor Index

1Abdelaziz Ammari [9]
2C. Anguille [6] [8]
3Michel Bardouillet [6] [8]
4Dominique Borrione [5]
5Menouer Boubekeur [5]
6G. Fraidy Bouesse [4]
7Christian Buatois [6] [8]
8Emil Dumitrescu [5]
9Reouven Elbaz [6] [8]
10Laurent Fesquet [1] [2] [3]
11Nathalie Feyt [9]
12Julien Francq [7] [10]
13Pierre Guillemin [6] [8]
14Quoc Thai Ho [2]
15Marc Jeambrun [7]
16Selma Laabidi [7]
17Régis Leveugle [9]
18V. Maingot [9]
19Pascal Manet [7] [10]
20Philippe Maurine [4]
21Pascal Moitrel [9]
22Christophe Mourtel [9]
23Jerome Quartana [1] [3] [7]
24Marc Renaudin [1] [2] [3] [4] [5]
25Bruno Robisson [7]
26Robin Rolland [2]
27Gilles Sassatelli [6] [8]
28Gilles Sicard [4]
29Antoine Sirianni [5]
30E. Teyssou [9]
31Arnaud Tisserand [10]
32Lionel Torres [6] [8]
33Assia Tria [7] [9] [10]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)