6. MTV 2005: Austin, TX, USA

Magdy S. Abadir, Li-C. Wang (Eds.): Sixth International Workshop on Microprocessor Test and Verification (MTV 2005), Common Challenges and Solutions, 3-4 November 2005, Austin, Texas, USA. IEEE Computer Society 2005 BibTeX

Introduction

Preface.
Electronic Edition (link) BibTeX
Acknowledgement.
Electronic Edition (link) BibTeX
Workshop Organizing Committee.
Electronic Edition (link) BibTeX
Program Committee.
Electronic Edition (link) BibTeX

Architecture Description Languages

Wei Qin, Sharad Malik:
A Study of Architecture Description Languages from a Model-based Perspective. 3-11
Electronic Edition (link) BibTeX
Brian Kahne, Aseem Gupta, Peter Wilson, Nikil D. Dutt:
An Introduction to the Plasma Language. 12-22
Electronic Edition (link) BibTeX

SAT Applications

Marc Herbstritt, Bernd Becker:
On SAT-based Bounded Invariant Checking of Blackbox Designs. 23-28
Electronic Edition (link) BibTeX
Tobias Schubert, Matthew D. T. Lewis, Bernd Becker:
PaMira - A Parallel SAT Solver with Knowledge Sharing. 29-36
Electronic Edition (link) BibTeX

Debug and Diagnosis

Paolo Bernardi, Ernesto Sánchez, Massimiliano Schillaci, Matteo Sonza Reorda, Giovanni Squillero:
Diagnosing Faulty Functional Units in Processors by Using Automatically Generated Test Sets. 37-41
Electronic Edition (link) BibTeX
Moayad Fahim Ali, Sean Safarpour, Andreas G. Veneris, Magdy S. Abadir, Rolf Drechsler:
Post-Verification Debugging of Hierarchical Designs. 42-47
Electronic Edition (link) BibTeX
Jennifer Dworak:
An Investigation of Excitation Balance and Additional Mandatory Conditions for the Diagnosis of Fortuitously Detected Defects. 48-54
Electronic Edition (link) BibTeX
Paolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, Matteo Sonza Reorda:
Exploiting an I-IP for both Test and Silicon Debug of Microprocessor Cores. 55-62
Electronic Edition (link) BibTeX

High Level Test and ATPG

Bin Xue, D. M. H. Walker:
Is IDDQ Test of Microprocessors Feasible? 63-69
Electronic Edition (link) BibTeX
Giuseppe Di Guglielmo, Franco Fummi, Cristina Marconcini, Graziano Pravadelli:
A Pseudo-Deterministic Functional ATPG based on EFSM Traversing. 70-75
Electronic Edition (link) BibTeX
Charles H.-P. Wen, Li-C. Wang:
Simulation Data Mining for Functional Test Pattern Justification. 76-83
Electronic Edition (link) BibTeX
Jorge Campos, Hussain Al-Asaad:
Search-Space Optimizations for High-Level ATPG. 84-89
Electronic Edition (link) BibTeX
John Mark Nolen, Rabi N. Mahapatra:
A TDM Test Scheduling Method for Network-on-Chip Systems. 90-98
Electronic Edition (link) BibTeX

Validation

David Berner, Hiren D. Patel, Deepak Mathaikutty, Sandeep K. Shukla:
Automated Extraction of Structural Information from SystemC-based IP for Validation. 99-104
Electronic Edition (link) BibTeX
Soohong P. Kim:
Pre-Silicon Validation of IPF Memory Ordering for Multi-Core Processors. 105-110
Electronic Edition (link) BibTeX
Jayanta Bhadra, Magdy S. Abadir, David Burgess, Ekaterina Trofimova:
Automatic Generation of High Performance Embedded Memory Models for PowerPC Microprocessors. 111-118
Electronic Edition (link) BibTeX
Prabhat Mishra, Heon-Mo Koo, Zhuo Huang:
Language-driven Validation of Pipelined Processors using Satisfiability Solvers. 119-126
Electronic Edition (link) BibTeX

Advances in Verification Methodology for Complex Designs

Nicola Bombieri, Andrea Fedeli, Franco Fummi:
On PSL Properties Re-use in SoC Design Flow Based on Transaction Level Modeling. 127-132
Electronic Edition (link) BibTeX
Daniel Große, Ulrich Kühne, Rolf Drechsler:
HW/SW Co-Verification of a RISC CPU using Bounded Model Checking. 133-137
Electronic Edition (link) BibTeX
Brian Kahne, Magdy S. Abadir:
Retiming Verification Using Sequential Equivalence Checking. 138-142
Electronic Edition (link) BibTeX