dblp.uni-trier.de www.uni-trier.de

CODES+ISSS 2006: Seoul, Korea

Reinaldo A. Bergamaschi, Kiyoung Choi (Eds.): Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October 22-25, 2006. ACM 2006, ISBN 1-59593-370-0 BibTeX

HW/SW design exploration for multimedia applications

Low power scheduling and estimation techniques

System-level performance issues

Transaction-level modeling and exploration

Architecture and modeling for network-on-chip

Embedded security and reliability

Advanced Techniques for high-level synthesis and physical design

Design optimization for network-on-chip

Application-specific code optimization


Programming models for multiprocessor systems: from supercomputing programming to multiprocessors on a chip

Simulation, optimization, and acceleration

System-level design of MPSoC

System-level optimization

Architecture exploration

Industry solutions to emerging embedded systems

Synthesis techniques for accelerators

Communication synthesis and analysis for MPSoC

Copyright © Sat May 16 23:02:50 2009 by Michael Ley (ley@uni-trier.de)