dblp.uni-trier.dewww.uni-trier.de

Nicola Bombieri

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
14EENicola Bombieri, Nicola Deganello, Franco Fummi: Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation. DATE 2008: 15-20
13EENicola Bombieri, Franco Fummi, Graziano Pravadelli: A Mutation Model for the SystemC TLM 2.0 Communication Interfaces. DATE 2008: 396-401
12EENicola Bombieri, Franco Fummi, Graziano Pravadelli: Reuse and optimization of testbenches and properties in a TLM-to-RTL design flow. ACM Trans. Design Autom. Electr. Syst. 13(3): (2008)
2007
11EENicola Bombieri, Franco Fummi, Graziano Pravadelli: Incremental ABV for functional validation of TL-to-RTL design refinement. DATE 2007: 882-887
10EENicola Bombieri, Franco Fummi, Graziano Pravadelli, João Marques-Silva: Towards Equivalence Checking Between TLM and RTL Models. MEMOCODE 2007: 113-122
9EENicola Bombieri, Franco Fummi, Graziano Pravadelli, Andrea Fedeli: Hybrid, Incremental Assertion-Based Verification for TLM Design Flows. IEEE Design & Test of Computers 24(2): 140-152 (2007)
2006
8EENicola Bombieri, Franco Fummi, Davide Quaglia: TLM/network design space exploration for networked embedded systems. CODES+ISSS 2006: 58-63
7EENicola Bombieri, Franco Fummi, Graziano Pravadelli: On the evaluation of transactor-based verification for reusing TLM assertions and testbenches at RTL. DATE 2006: 1007-1012
6EENicola Bombieri, Franco Fummi, Graziano Pravadelli: A methodology for abstracting RTL designs into TL descriptions. MEMOCODE 2006: 103-112
5EENicola Bombieri, Franco Fummi, Graziano Pravadelli: Hardware Design and Simulation for Verification. SFM 2006: 1-29
2005
4EENicola Bombieri, Franco Fummi, Graziano Pravadelli: Functional Verification of Networked Embedded Systems. ISQED 2005: 321-326
3EENicola Bombieri, Andrea Fedeli, Franco Fummi: Extended abstract: on the property-based verification in SoC design flow founded on transaction level modeling. MEMOCODE 2005: 239-240
2EENicola Bombieri, Andrea Fedeli, Franco Fummi: On PSL Properties Re-use in SoC Design Flow Based on Transaction Level Modeling. MTV 2005: 127-132
2004
1EENicola Bombieri, Franco Fummi, Graziano Pravadelli: At-Speed Functional Verification of Programmable Devices. DFT 2004: 386-394

Coauthor Index

1Nicola Deganello [14]
2Andrea Fedeli [2] [3] [9]
3Franco Fummi [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14]
4Graziano Pravadelli [1] [4] [5] [6] [7] [9] [10] [11] [12] [13]
5Davide Quaglia [8]
6João P. Marques Silva (João Marques-Silva) [10]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)