Volume 41,
Number 1,
January 2008
Power and Timing Modeling,
Optimization and Simulation
- Nadine Azémard, Philippe Maurine, Johan Vounckx:
Editorial.
1
Electronic Edition (link) BibTeX
- Ashutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino:
Implementation of a thermal management unit for canceling temperature-dependent clock skew variations.
2-8
Electronic Edition (link) BibTeX
- B. Chung, J. B. Kuo:
Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application.
9-16
Electronic Edition (link) BibTeX
- Abbas Sheibanyrad, Alain Greiner:
Two efficient synchronous <--> asynchronous converters well-suited for networks-on-chip in GALS architectures.
17-26
Electronic Edition (link) BibTeX
- Ajoy Kumar Palit, Kishore K. Duganapalli, Walter Anheier:
Crosstalk fault modeling in defective pair of interconnects.
27-37
Electronic Edition (link) BibTeX
- David Atienza, Praveen Raghavan, José Luis Ayala, Giovanni De Micheli, Francky Catthoor, Diederik Verkest, Marisa López-Vallejo:
Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures.
38-48
Electronic Edition (link) BibTeX
Regular papers
- Ghassem Jaberipur, Behrooz Parhami:
Constant-time addition with hybrid-redundant numbers: Theory and implementations.
49-64
Electronic Edition (link) BibTeX
- Nozar Tabrizi, Nader Bagherzadeh:
An ASIC design and formal analysis of a novel pipelined and parallel sorting accelerator.
65-75
Electronic Edition (link) BibTeX
- Chi-Ying Tsui, Robert Yi-Ching Au, Ricky Yiu-kee Choi:
Minimizing the dynamic and sub-threshold leakage power consumption using least leakage vector-assisted technology mapping.
76-86
Electronic Edition (link) BibTeX
- Dimitrios Voudouris, Marinos Sampson, George K. Papakonstantinou:
Exact ESCT minimization for functions of up to six input variables.
87-105
Electronic Edition (link) BibTeX
- Chiou-Yng Lee:
Low-complexity bit-parallel systolic multipliers over GF(2m).
106-112
Electronic Edition (link) BibTeX
- M. Yang, L. Wang, J. R. Tong, A. E. A. Almaini:
Techniques for dual forms of Reed-Muller expansion conversion.
113-122
Electronic Edition (link) BibTeX
- Cao Cao, Bengt Oelmann:
Low-power state encoding for partitioned FSMs with mixed synchronous/asynchronous state memory.
123-134
Electronic Edition (link) BibTeX
- Vassilios A. Chouliaras, Vincent M. Dwyer, Shahrukh Agha, José L. Núñez-Yáñez, D. Reisis, K. Nakos, K. Manolopoulos:
Customization of an embedded RISC CPU with SIMD extensions for video encoding: A case study.
135-152
Electronic Edition (link) BibTeX
- Yici Cai, Jin Shi, Zhu Pan, Xianlong Hong, Sheldon X.-D. Tan:
Large scale P/G grid transient simulation using hierarchical relaxed approach.
153-160
Electronic Edition (link) BibTeX
Volume 41,
Number 2,
February 2008
- Lucia Bissi, Pisana Placidi, Giuseppe Baruffa, Andrea Scorzoni:
A Viterbi decoder architecture for a standard-agile and reprogrammable transceiver.
161-170
Electronic Edition (link) BibTeX
- Tianpei Zhang, Sachin S. Sapatnekar:
Buffering global interconnects in structured ASIC design.
171-182
Electronic Edition (link) BibTeX
- Hamed Aminzadeh, Mohammad Danaie, Reza Lotfi:
Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters.
183-192
Electronic Edition (link) BibTeX
- Meng-Chun Lin, Lan-Rong Dung:
On VLSI design of rank-order filtering using DCRAM architecture.
193-209
Electronic Edition (link) BibTeX
- Pu Liu, Sheldon X.-D. Tan, Boyuan Yan, Bruce McGaughy:
An efficient terminal and model order reduction algorithm.
210-218
Electronic Edition (link) BibTeX
- Ireneusz Brzozowski, Andrzej Kos:
A new approach to power estimation and reduction in CMOS digital circuits.
219-237
Electronic Edition (link) BibTeX
- Ewout Martens, Georges G. E. Gielen:
Classification of analog synthesis tools based on their architecture selection mechanisms.
238-252
Electronic Edition (link) BibTeX
- Konstantin Moiseev, Shmuel Wimer, Avinoam Kolodny:
On optimal ordering of signals in parallel wire bundles.
253-268
Electronic Edition (link) BibTeX
- Alonso Morgado, V. J. Rivas, Rocio del Río, R. Castro-López, Francisco V. Fernández, José Manuel de la Rosa:
Behavioral modeling, simulation and synthesis of multi-standard wireless receivers in MATLAB/SIMULINK.
269-280
Electronic Edition (link) BibTeX
- Jesús Tabero, Julio Septién, Hortensia Mecha, Daniel Mozos:
Allocation heuristics and defragmentation measures for reconfigurable systems management.
281-296
Electronic Edition (link) BibTeX
- Ndubuisi Ekekwe, Ralph Etienne-Cummings, Peter Kazanzides:
A wide speed range and high precision position and velocity measurements chip with serial peripheral interface.
297-305
Electronic Edition (link) BibTeX
- Jill H. Y. Law, Evangeline F. Y. Young:
Multi-bend bus driven floorplanning.
306-316
Electronic Edition (link) BibTeX
Volume 41,
Number 3,
May 2008
Invited papers
Regular papers
- Lerong Cheng, Xiaoyu Song, Guowu Yang, William N. N. Hung, Zhiwei Tang, Shaodi Gao:
A fast congestion estimator for routing with bounded detours.
360-370
Electronic Edition (link) BibTeX
- Apostolos P. Fournaris, Odysseas G. Koufopavlou:
Versatile multiplier architectures in GF(2k) fields using the Montgomery multiplication algorithm.
371-384
Electronic Edition (link) BibTeX
- Tyler L. Brandon, Robert Hang, Gary Block, Vincent C. Gaudet, Bruce F. Cockburn, Sheryl Howard, Christian Giasson, Keith Boyle, Paul Goud, Siavash Sheikh Zeinoddin, Anthony Rapley, Stephen Bates, Duncan G. Elliott, Christian Schlegel:
A scalable LDPC decoder ASIC architecture with bit-serial message exchange.
385-398
Electronic Edition (link) BibTeX
- Kanupriya Gulati, Nikhil Jayakumar, Sunil P. Khatri, D. M. H. Walker:
A probabilistic method to determine the minimum leakage vector for combinational designs in the presence of random PVT variations.
399-412
Electronic Edition (link) BibTeX
- Tom Tong Jing, Yu Hu, Zhe Feng, Xian-Long Hong, Xiaodong Hu, Guiying Yan:
A full-scale solution to the rectilinear obstacle-avoiding Steiner problem.
413-425
Electronic Edition (link) BibTeX
- Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu, Bing Lu:
Zero skew clock routing in X-architecture based on an improved greedy matching algorithm.
426-438
Electronic Edition (link) BibTeX
- Gaetano Palumbo, Melita Pennisi:
AMOLED pixel driver circuits based on poly-Si TFTs: A comparison.
439-446
Electronic Edition (link) BibTeX
- Slawomir Mikula, Gilbert De Mey, Andrzej Kos:
Asynchronous control of modules activity in integrated systems for reducing peak temperatures.
447-458
Electronic Edition (link) BibTeX
Volume 41,
Number 4,
July 2008
- Arkan Abdulrahman, Spyros Tragoudas:
Low-power multi-core ATPG to target concurrency.
459-473
Electronic Edition (link) BibTeX
- Hau T. Ngo, Vijayan K. Asari, Ming Z. Zhang, Li Tao:
Design of a systolic-pipelined architecture for real-time enhancement of color video stream based on an illuminance-reflectance model.
474-488
Electronic Edition (link) BibTeX
- Vasilis F. Pavlidis, Eby G. Friedman:
Timing-driven via placement heuristics for three-dimensional ICs.
489-508
Electronic Edition (link) BibTeX
- Jonathan R. Haigh, Lawrence T. Clark:
High performance set associative translation lookaside buffers for low power microprocessors.
509-523
Electronic Edition (link) BibTeX
- Mariagrazia Graziano, Gianluca Piccinini:
Statistical power supply dynamic noise prediction in hierarchical power grid and package networks.
524-538
Electronic Edition (link) BibTeX
- Jaime Ramírez-Angulo, Milind S. Sawant, Antonio J. López-Martín, Ramón González Carvajal:
A power efficient and simple scheme for dynamically biasing cascode amplifiers and telescopic op-amps.
539-543
Electronic Edition (link) BibTeX
- Kai-Hui Chang, Igor L. Markov, Valeria Bertacco:
SafeResynth: A new technique for physical synthesis.
544-556
Electronic Edition (link) BibTeX
- Higinio Mora Mora, Jerónimo Mora Pascual, José-Luis Sánchez Romero, Juan Manuel García Chamizo:
Partial product reduction by using look-up tables for M×N multiplier.
557-571
Electronic Edition (link) BibTeX
Copyright © Sun May 17 00:03:50 2009
by Michael Ley (ley@uni-trier.de)
