dblp.uni-trier.dewww.uni-trier.de

Kai-Hui Chang

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
15EEHong-Zu Chou, I-Hui Lin, Ching-Sung Yang, Kai-Hui Chang, Sy-Yen Kuo: Enhancing bug hunting using high-level symbolic simulation. ACM Great Lakes Symposium on VLSI 2009: 417-420
2008
14EEKai-Hui Chang, Igor L. Markov, Valeria Bertacco: Reap what you sow: spare cells for post-silicon metal fix. ISPD 2008: 103-110
13EEKai-Hui Chang, Igor L. Markov, Valeria Bertacco: Fixing Design Errors With Counterexamples and Resynthesis. IEEE Trans. on CAD of Integrated Circuits and Systems 27(1): 184-188 (2008)
12EEKai-Hui Chang, Igor L. Markov, Valeria Bertacco: SafeResynth: A new technique for physical synthesis. Integration 41(4): 544-556 (2008)
2007
11EEStephen Plaza, Kai-Hui Chang, Igor L. Markov, Valeria Bertacco: Node Mergers in the Presence of Don't Cares. ASP-DAC 2007: 414-419
10EEKai-Hui Chang, Igor L. Markov, Valeria Bertacco: Safe Delay Optimization for Physical Synthesis. ASP-DAC 2007: 628-633
9EEKai-Hui Chang, Igor L. Markov, Valeria Bertacco: Fixing Design Errors with Counterexamples and Resynthesis. ASP-DAC 2007: 944-949
8EEKai-Hui Chang, Igor L. Markov, Valeria Bertacco: Automating post-silicon debugging and repair. ICCAD 2007: 91-98
7EEKai-Hui Chang, David A. Papa, Igor L. Markov, Valeria Bertacco: InVerS: An Incremental Verification System with Circuit Similarity Metrics and Error Visualization. ISQED 2007: 487-494
6EEKai-Hui Chang, Igor L. Markov, Valeria Bertacco: Postplacement rewiring by exhaustive search for functional symmetries. ACM Trans. Design Autom. Electr. Syst. 12(3): (2007)
5EEKai-Hui Chang, Valeria Bertacco, Igor L. Markov: Simulation-Based Bug Trace Minimization With BMC-Based Refinement. IEEE Trans. on CAD of Integrated Circuits and Systems 26(1): 152-165 (2007)
2005
4EEKai-Hui Chang, Jeh-Yen Kang, Han-Wei Wang, Wei-Ting Tu, Yi-Jong Yeh, Sy-Yen Kuo: Automatic Partitioner for Behavior Level Distributed Logic Simulation. FORTE 2005: 525-528
3 Kai-Hui Chang, Valeria Bertacco, Igor L. Markov: Simulation-based bug trace minimization with BMC-based refinement. ICCAD 2005: 1045-1051
2 Kai-Hui Chang, Igor L. Markov, Valeria Bertacco: Post-placement rewiring and rebuffering by exhaustive search for functional symmetries. ICCAD 2005: 56-63
2004
1EEKai-Hui Chang, Wei-Ting Tu, Yi-Jong Yeh, Sy-Yen Kuo: A Temporal Assertion Extension to Verilog. ATVA 2004: 499-504

Coauthor Index

1Valeria Bertacco [2] [3] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14]
2Hong-Zu Chou [15]
3Jeh-Yen Kang [4]
4Sy-Yen Kuo [1] [4] [15]
5I-Hui Lin [15]
6Igor L. Markov [2] [3] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14]
7David A. Papa [7]
8Stephen Plaza [11]
9Wei-Ting Tu [1] [4]
10Han-Wei Wang [4]
11Ching-Sung Yang [15]
12Yi-Jong Yeh [1] [4]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)