VLSI-SOC 2001:
Montpellier,
France
Michel Robert, Bruno Rouzeyre, Christian Piguet, Marie-Lise Flottes (Eds.):
SOC Design Methodologies, IFIP TC10/WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on/Chip (VLSI-SOC'01), December 3-5, 2001, Montpellier, France.
IFIP Conference Proceedings 218 Kluwer 2002, ISBN 1-4020-7148-5 BibTeX
@proceedings{DBLP:conf/ifip10-5/2001,
editor = {Michel Robert and
Bruno Rouzeyre and
Christian Piguet and
Marie-Lise Flottes},
title = {SOC Design Methodologies, IFIP TC10/WG10.5 Eleventh International
Conference on Very Large Scale Integration of Systems-on/Chip
(VLSI-SOC'01), December 3-5, 2001, Montpellier, France},
booktitle = {VLSI-SOC},
publisher = {Kluwer},
series = {IFIP Conference Proceedings},
volume = {218},
year = {2002},
isbn = {1-4020-7148-5},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Architecture for Signal & Image Processing
Dynamically Re-configurable Architectures
- Raphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys:
A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals.
51-62 BibTeX
- Gilles Sassatelli, Lionel Torres, Pascal Benoit, Gaston Cambon, Michel Robert, Jérôme Galy:
Dynamically Reconfigurable Architectures for Digital Signal Processing Applications.
63-74 BibTeX
- Lounis Kessal, R. Bourguiba, Didier Demigny, N. Boudouani, M. Karabernou:
Reconfigurable Architecture Using High Speed FPGA.
75-86 BibTeX
CAD Tools
- Raul Camposano, Don MacMillen:
Design Technology for Systems-on-Chip.
87-96 BibTeX
- Leandro Soares Indrusiak, Jürgen Becker, Manfred Glesner, Ricardo Augusto da Luz Reis:
Distributed Collaborative Design over Cave2 Framework.
97-108 BibTeX
- Morgan Hirosuke Miki, Motoki Kimura, Takao Onoye, Isao Shirakawa:
High Performance Java Hardware Engine and Software Kernel for Embedded Systems.
109-120 BibTeX
- João Cláudio Soares Otero, Flávio Rech Wagner:
An Object-Oriented Methodology for Modeling the Precise Behavior of Processor Architectures.
121-132 BibTeX
- David Bernard, Christian Landrault, Pascal Nouet:
Interconnect Capacitance Modelling in a VDSM CMOS Technology.
133-144 BibTeX
IP Design & Reuse
High Level Design Methodologies
Power Issues
Design for Specific Constraints
Architectures
Low Power,
Low Voltage
Timing Issues
Advance in Mixed Signal
Verification & Validation
Test
- Erik Jan Marinissen:
An Industrial Approach to Core-Based System Chip Testing.
389-400 BibTeX
- Marie-Lise Flottes, Julien Pouget, Bruno Rouzeyre:
Power-Constrained Test Scheduling for SoCs Under a "no session" Scheme.
401-412 BibTeX
- René David, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, Arnaud Virazel:
Random Adjacent Sequences: An Efficient Solution for Logic BIST.
413-424 BibTeX
- Florence Azaïs, Serge Bernard, Yves Bertrand, Michel Renovell:
On-chip Generator of a Saw-Tooth Test Stimulus for ADC BIST.
425-436 BibTeX
- Luigi Carro, André C. Nácul, Daniel Janner, Marcelo Lubaszewski:
Built-in Test of Analog Non-Linear Circuits in a SOC Environment.
437-448 BibTeX
Sensors
Copyright © Sat May 16 23:23:02 2009
by Michael Ley (ley@uni-trier.de)
