dblp.uni-trier.dewww.uni-trier.de

Didier Demigny

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
17 Nicolas Abel, Lounis Kessal, Sébastien Pillement, Didier Demigny: Clear Stream towards Dynamically Reconfigurable Systems on Chip. ReCoSoC 2006: 98-104
2005
16EEPascal Benoit, Gilles Sassatelli, Lionel Torres, Michel Robert, Gaston Cambon, Didier Demigny: Méthode de caractérisation des architectures d'accélérateurs flexibles pour systèmes sur puce. Technique et Science Informatiques 24(6): 725-755 (2005)
2004
15 Nicolas Abel, Lounis Kessal, Didier Demigny: Design flexibility using fpga dynamical reconfiguration. ICIP 2004: 2821-2824
14EEPascal Benoit, Gilles Sassatelli, Lionel Torres, Didier Demigny, Michel Robert, Gaston Cambon: Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability. SAMOS 2004: 128-137
2003
13EEPascal Benoit, Gilles Sassatelli, Lionel Torres, Michel Robert, Gaston Cambon, Didier Demigny: A Novel Approach for Architectural Model Characterization. An Example through the Systolic Ring. FPL 2003: 722-732
12EEPascal Benoit, Gilles Sassatelli, Lionel Torres, Didier Demigny, Michel Robert, Gaston Cambon: Metrics for Reconfigurable Architectures Characterization: Remanence and Scalability. IPDPS 2003: 176
11EELounis Kessal, Nicolas Abel, Didier Demigny: Real-time image processing with dynamically reconfigurable architecture. Real-Time Imaging 9(5): 297-313 (2003)
2002
10EEDidier Demigny: On optimal linear filtering for edge detection. IEEE Transactions on Image Processing 11(7): 728-737 (2002)
2001
9 P. Lamaty, B. Mazar, Didier Demigny, Lounis Kessal, M. Karabernou: Two ASIC for Low and Middle Levels of Real Time Image Processing. VLSI-SOC 2001: 3-14
8 Didier Demigny, Lounis Kessal, J. Pons: Fast Recursive Implementation of the Gaussian Filter. VLSI-SOC 2001: 39-49
7 Lounis Kessal, R. Bourguiba, Didier Demigny, N. Boudouani, M. Karabernou: Reconfigurable Architecture Using High Speed FPGA. VLSI-SOC 2001: 75-86
2000
6EEDidier Demigny, Lounis Kessal, R. Bourguiba, N. Boudouani: How to Use High Speed Reconfigurable FPGA for Real Time Image Processing? CAMP 2000: 240-
5 Lounis Kessal, Didier Demigny, N. Boudouani, R. Bourgiba: Reconfigurable Hardware for Real Time Image Processing. ICIP 2000
1998
4 Didier Demigny: Extension of Canny's Discrete Criteria to Second Derivative Filters Towards a Unified Approach. ICIP (2) 1998: 520-524
1997
3EEF. G. Lorca, Lounis Kessal, Didier Demigny: Efficient ASIC and FPGA Implementations of IIR Filters for Real Time Edge Detection. ICIP (2) 1997: 406-409
2 Didier Demigny, Tawfik Kamlé: A Discrete Expression of Canny's Criteria for Step Edge Detector Performances Evaluation. IEEE Trans. Pattern Anal. Mach. Intell. 19(11): 1199-1211 (1997)
1995
1EEDidier Demigny, F. G. Lorca, Lounis Kessal: Evaluation of edge detectors performances with a discrete expression of Canny's criteria. ICIP 1995: 2169-2172

Coauthor Index

1Nicolas Abel [11] [15] [17]
2Pascal Benoit [12] [13] [14] [16]
3N. Boudouani [5] [6] [7]
4R. Bourgiba [5]
5R. Bourguiba [6] [7]
6Gaston Cambon [12] [13] [14] [16]
7Tawfik Kamlé [2]
8M. Karabernou [7] [9]
9Lounis Kessal [1] [3] [5] [6] [7] [8] [9] [11] [15] [17]
10P. Lamaty [9]
11F. G. Lorca [1] [3]
12B. Mazar [9]
13Sébastien Pillement [17]
14J. Pons [8]
15Michel Robert [12] [13] [14] [16]
16Gilles Sassatelli [12] [13] [14] [16]
17Lionel Torres [12] [13] [14] [16]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)