dblp.uni-trier.de www.uni-trier.de

CODES+ISSS 2005: Jersey City, NJ, USA

Petru Eles, Axel Jantsch, Reinaldo A. Bergamaschi (Eds.): Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2005, Jersey City, NJ, USA, September 19-21, 2005. ACM 2005, ISBN 1-59593-161-9 BibTeX



"Systems in 2010"

Innovative synthesis methodologies and algorithms

Software controlled memory systems

Techniques for code generation, partitioning and analysis

Network-on-chip architectures

Memory compression for embedded systems

Voltage scaling and variability issues in system-level design


Application specific architectures

System-level power estimation and optimization

Accelerating applications through customized instruction sets

Security-oriented application specific architectures

BioChips and BioInformatics

High-level techniques for specific applications

Memory access and virtualization techniques for performance

On-chip communication and interface design

Algorithms and methodologies for new architectures

SW vs. HW acceleration techniques

Prototyping and validation techniques


Copyright © Sat May 16 23:02:50 2009 by Michael Ley (ley@uni-trier.de)