dblp.uni-trier.dewww.uni-trier.de

Meilin Liu

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
22 Meilin Liu, Edwin H.-M. Sha, Chun Xue, Meikang Qiu: Loop Fusion Technique with Minimal Memory Cost via Retiming. CATA 2009: 92-98
21EEChun Jason Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Optimizing parallelism for nested loops with iterational and instructional retiming. J. Embedded Computing 3(1): 29-37 (2009)
2008
20EEMeikang Qiu, Edwin Hsing-Mean Sha, Meilin Liu, Man Lin, Shaoxiong Hua, Laurence Tianruo Yang: Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP. J. Parallel Distrib. Comput. 68(4): 443-455 (2008)
2007
19EEChun Xue, Zili Shao, Meilin Liu, Qingfeng Zhuge, Edwin Hsing-Mean Sha: Parallel Network Intrusion Detection on Reconfigurable Platforms. EUC 2007: 75-86
2006
18EEMei Kang Qiu, Chun Xue, Qingfeng Zhuge, Zili Shao, Meilin Liu, Edwin Hsing-Mean Sha: Voltage Assignment and Loop Scheduling for Energy Minimization while Satisfying Timing Constraint with Guaranteed Probability. ASAP 2006: 178-181
17EEMei Kang Qiu, Chun Xue, Zili Shao, Qingfeng Zhuge, Meilin Liu, Edwin Hsing-Mean Sha: Efficent Algorithm of Energy Minimization for Heterogeneous Wireless Sensor Network. EUC 2006: 25-34
16EEChun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Loop Striping: Maximize Parallelism for Nested Loops. EUC 2006: 405-414
15EEChun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Loop Scheduling with Complete Memory Latency Hiding on Multi-core Architecture. ICPADS (1) 2006: 375-382
14 Meilin Liu, Chun Xue, Edwin Hsing-Mean Sha: Optimizing Timing and Code Size Using Maximum Direct Loop Fusion. ISCA PDCS 2006: 38-43
13EEQingfeng Zhuge, Chun Xue, Zili Shao, Meilin Liu, Meikang Qiu, Edwin Hsing-Mean Sha: Design optimization and space minimization considering timing and code size via retiming and unfolding. Microprocessors and Microsystems 30(4): 173-183 (2006)
2005
12EEChun Xue, Zili Shao, Meilin Liu, Edwin Hsing-Mean Sha: Iterational retiming: maximize iteration-level parallelism for nested loops. CODES+ISSS 2005: 309-314
11EEMeilin Liu, Qingfeng Zhuge, Zili Shao, Chun Xue, Mei Kang Qiu, Edwin Hsing-Mean Sha: Loop Distribution and Fusion with Timing and Code Size Optimization for Embedded DSPs. EUC 2005: 121-130
10EEChun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edwin Hsing-Mean Sha: Optimizing Nested Loops with Iterational and Instructional Retiming. EUC 2005: 164-173
9 Mei Kang Qiu, Meilin Liu, Chun Xue, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Zili Shao: Optimal Assignment with Guaranteed Confidence Probability for Trees on Heterogeneous DSP Systems. IASTED PDCS 2005: 295-300
8 Kevin F. Chen, Meilin Liu, Edwin Hsing-Mean Sha: A Feasible Baseline Architecture for Building and Evaluating Distributed Systems. ISCA PDCS 2005: 185-190
7 Meilin Liu, Zili Shao, Chun Xue, Kevin F. Chen, Edwin Hsing-Mean Sha: Multi-level Loop Fusion with Minimal Code Size. ISCA PDCS 2005: 348-
6EEMeilin Liu, Qingfeng Zhuge, Zili Shao, Chun Xue, Meikang Qiu, Edwin Hsing-Mean Sha: Maximum Loop Distribution and Fusion for Two-level Loops Considering Code Size. ISPAN 2005: 126-131
2004
5EEZili Shao, Qingfeng Zhuge, Meilin Liu, Bin Xiao, Edwin Hsing-Mean Sha: Switching-Activity Minimization on Instruction-Level Loop Scheduling for VLIWDSP Applications. ASAP 2004: 224-234
4EEMeilin Liu, Qingfeng Zhuge, Zili Shao, Edwin Hsing-Mean Sha: General loop fusion technique for nested loops considering timing and code size. CASES 2004: 190-201
3EEZili Shao, Qingfeng Zhuge, Meilin Liu, Edwin Hsing-Mean Sha, Bin Xiao: Loop Scheduling for Real-Time DSPs with Minimum Switching Activities on Multiple-Functional-Unit Architectures. EUC 2004: 53-63
2EEZili Shao, Qingfeng Zhuge, Yi He, Chun Xue, Meilin Liu, Edwin Hsing-Mean Sha: Assignment and Scheduling of Real-time DSP Applications for Heterogeneous Functional Units. IPDPS 2004
1 Meilin Liu, Qingfeng Zhuge, Zili Shao, Kevin F. Chen, Edwin Hsing-Mean Sha: Loop Fusion via Retiming for DSP Applications. ISCA PDCS 2004: 403-408

Coauthor Index

1Kevin F. Chen [1] [7] [8]
2Yi He [2]
3Shaoxiong Hua [20]
4Man Lin [20]
5Meikang Qiu (Mei Kang Qiu) [6] [9] [10] [11] [13] [15] [16] [17] [18] [20] [21] [22]
6Edwin H.-M. Sha [22]
7Edwin Hsing-Mean Sha [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21]
8Zili Shao [1] [2] [3] [4] [5] [6] [7] [9] [10] [11] [12] [13] [15] [16] [17] [18] [19] [21]
9Bin Xiao [3] [5]
10Chun Jason Xue (Chun Xue) [2] [6] [7] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [21] [22]
11Laurence Tianruo Yang [20]
12Qingfeng Zhuge [1] [2] [3] [4] [5] [6] [9] [11] [13] [17] [18] [19]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)