39. MICRO 2006: Orlando, Florida, USA

39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-39 2006), 9-13 December 2006, Orlando, Florida, USA. IEEE Computer Society 2006 BibTeX

Reliability and Bug Detection

Fayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hsien-Hsin S. Lee:
A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design. 3-14
Electronic Edition (link) BibTeX
Serkan Ozdemir, Debjit Sinha, Gokhan Memik, Jonathan Adams, Hai Zhou:
Yield-Aware Cache Architectures. 15-25
Electronic Edition (link) BibTeX
Smruti R. Sarangi, Abhishek Tiwari, Josep Torrellas:
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware. 26-37
Electronic Edition (link) BibTeX
Shan Lu, Pin Zhou, Wei Liu, Yuanyuan Zhou, Josep Torrellas:
PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection. 38-52
Electronic Edition (link) BibTeX

Compiler and Branch Handling

Hyesoon Kim, José A. Joao, Onur Mutlu, Yale N. Patt:
Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths. 53-64
Electronic Edition (link) BibTeX
Bertrand A. Maher, Aaron Smith, Doug Burger, Kathryn S. McKinley:
Merging Head and Tail Duplication for Convergent Hyperblock Formation. 65-76
Electronic Edition (link) BibTeX
Mark Heffernan, Kent D. Wilken, Ghassan Shobaki:
Data-Dependency Graph Transformations for Superblock Scheduling. 77-88
Electronic Edition (link) BibTeX
Aaron Smith, Ramadass Nagarajan, Karthikeyan Sankaralingam, Robert G. McDonald, Doug Burger, Stephen W. Keckler, Kathryn S. McKinley:
Dataflow Predication. 89-102
Electronic Edition (link) BibTeX

Security

Weidong Shi, Hsien-Hsin S. Lee:
Authentication Control Point and Its Implications For Secure Processor Design. 103-112
Electronic Edition (link) BibTeX
Xiaotong Zhuang, Tao Zhang, Santosh Pande:
Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection. 113-122
Electronic Edition (link) BibTeX
Kun Zhang, Tao Zhang, Santosh Pande:
Memory Protection through Dynamic Access Control. 123-134
Electronic Edition (link) BibTeX
Feng Qin, Cheng Wang, Zhenmin Li, Ho-Seop Kim, Yuanyuan Zhou, Youfeng Wu:
LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks. 135-148
Electronic Edition (link) BibTeX

Superscalar Processors

Ron Gabor, Shlomo Weiss, Avi Mendelson:
Fairness and Throughput in Switch on Event Multithreading. 149-160
Electronic Edition (link) BibTeX
P. J. Joseph, Kapil Vaswani, Matthew J. Thazhuthaveetil:
A Predictive Performance Model for Superscalar Processors. 161-170
Electronic Edition (link) BibTeX
Anne Bracy, Amir Roth:
Serialization-Aware Mini-Graphs: Performance with Fewer Resources. 171-184
Electronic Edition (link) BibTeX

Memory Systems

Bratin Saha, Ali-Reza Adl-Tabatabai, Quinn Jacobson:
Architectural Support for Software Transactional Memory. 185-196
Electronic Edition (link) BibTeX
Banit Agrawal, Timothy Sherwood:
Virtually Pipelined Network Memory. 197-207
Electronic Edition (link) BibTeX
Kyle J. Nesbit, Nidhi Aggarwal, James Laudon, James E. Smith:
Fair Queuing Memory Systems. 208-222
Electronic Edition (link) BibTeX

CMP Execution

Jared C. Smolens, Brian T. Gold, Babak Falsafi, James C. Hoe:
Reunion: Complexity-Effective Multicore Redundancy. 223-234
Electronic Edition (link) BibTeX
Jack Sampson, Rubén González, Jean-Francois Collard, Norman P. Jouppi, Michael S. Schlansker, Brad Calder:
Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers. 235-246
Electronic Edition (link) BibTeX
Pierre Palatin, Yves Lhuillier, Olivier Temam:
CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs. 247-258
Electronic Edition (link) BibTeX
Ram Rangan, Neil Vachharajani, Adam Stoler, Guilherme Ottoni, David I. August, George Z. N. Cai:
Support for High-Frequency Streaming in CMPs. 259-272
Electronic Edition (link) BibTeX

Memory Dependences

Samantika Subramaniam, Gabriel H. Loh:
Fire-and-Forget: Load/Store Scheduling with No Store Queue at All. 273-284
Electronic Edition (link) BibTeX
Tingting Sha, Milo M. K. Martin, Amir Roth:
NoSQ: Store-Load Communication without a Store Queue. 285-296
Electronic Edition (link) BibTeX
Fernando Castro, Luis Piñuel, Daniel Chaver, Manuel Prieto, Michael C. Huang, Francisco Tirado:
DMDC: Delayed Memory Dependence Checking through Age-Based Filtering. 297-308
Electronic Edition (link) BibTeX

Networks and Coherence

Michael R. Marty, Mark D. Hill:
Coherence Ordering for Ring-based Chip Multiprocessors. 309-320
Electronic Edition (link) BibTeX
Noel Eisley, Li-Shiuan Peh, Li Shang:
In-Network Cache Coherence. 321-332
Electronic Edition (link) BibTeX
Chrysostomos Nicopoulos, Dongkook Park, Jongman Kim, Narayanan Vijaykrishnan, Mazin S. Yousif, Chita R. Das:
ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers. 333-346
Electronic Edition (link) BibTeX

Power

Canturk Isci, Alper Buyuktosunoglu, Chen-Yong Cher, Pradip Bose, Margaret Martonosi:
An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget. 347-358
Electronic Edition (link) BibTeX
Canturk Isci, Gilberto Contreras, Margaret Martonosi:
Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management. 359-370
Electronic Edition (link) BibTeX
Ahmed Youssef, Mohab Anis, Mohamed I. Elmasry:
Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units. 371-384
Electronic Edition (link) BibTeX

Caches and Prefetching

Ranjith Subramanian, Yannis Smaragdakis, Gabriel H. Loh:
Adaptive Caches: Effective Shaping of Cache Behavior to Workloads. 385-396
Electronic Edition (link) BibTeX
Ibrahim Hur, Calvin Lin:
Memory Prefetching Using Adaptive Stream Detection. 397-408
Electronic Edition (link) BibTeX
James Tuck, Luis Ceze, Josep Torrellas:
Scalable Cache Miss Handling for High Memory-Level Parallelism. 409-422
Electronic Edition (link) BibTeX

Managing CMP Caches

Moinuddin K. Qureshi, Yale N. Patt:
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. 423-432
Electronic Edition (link) BibTeX
Keshavan Varadarajan, S. K. Nandy, Vishal Sharda, Amrutur Bharadwaj, Ravi R. Iyer, Srihari Makineni, Donald Newell:
Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions. 433-442
Electronic Edition (link) BibTeX
Bradford M. Beckmann, Michael R. Marty, David A. Wood:
ASR: Adaptive Selective Replication for CMP Caches. 443-454
Electronic Edition (link) BibTeX
Sangyeun Cho, Lei Jin:
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation. 455-468
Electronic Edition (link) BibTeX

Technology-Driven Architecture

Bryan Black, Murali Annavaram, Ned Brekelbaum, John DeVale, Lei Jiang, Gabriel H. Loh, Don McCaule, Pat Morrow, Donald W. Nelson, Daniel Pantuso, Paul Reed, Jeff Rupley, Sadasivan Shankar, John Paul Shen, Clair Webb:
Die Stacking (3D) Microarchitecture. 469-479
Electronic Edition (link) BibTeX
Karthikeyan Sankaralingam, Ramadass Nagarajan, Robert G. McDonald, Rajagopalan Desikan, Saurabh Drolia, M. S. Govindan, Paul Gratz, Divya Gulati, Heather Hanson, Changkyu Kim, Haiming Liu, Nitya Ranganathan, Simha Sethumadhavan, Sadia Sharif, Premkishore Shivakumar, Stephen W. Keckler, Doug Burger:
Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. 480-491
Electronic Edition (link) BibTeX
Nevin Kirman, Meyrem Kirman, Rajeev K. Dokania, José F. Martínez, Alyssa B. Apsel, Matthew A. Watkins, David H. Albonesi:
Leveraging Optical Technology in Future Bus-based Chip Multiprocessors. 492-503
Electronic Edition (link) BibTeX
Xiaoyao Liang, David Brooks:
Mitigating the Impact of Process Variations on Processor Register Files and Execution Units. 504-514
Electronic Edition (link) BibTeX