dblp.uni-trier.dewww.uni-trier.de

Sung Kyu Lim

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
54EEDae Hyun Kim, Sung Kyu Lim: Bus-aware microarchitectural floorplanning. ASP-DAC 2008: 204-208
53EEJacob R. Minz, Xin Zhao, Sung Kyu Lim: Buffered clock tree synthesis for 3D ICs under thermal variations. ASP-DAC 2008: 504-509
52EEMichael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, Sung Kyu Lim: A unified methodology for power supply noise reduction in modern microarchitecture design. ASP-DAC 2008: 611-616
51EEDae Hyun Kim, Sung Kyu Lim: Global bus route optimization with application to microarchitectural design exploration. ICCD 2008: 658-663
2007
50EEMongkol Ekpanyapong, Xin Zhao, Sung Kyu Lim: An Efficient Computation of Statistically Critical Sequential Paths Under Retiming. ASP-DAC 2007: 547-552
49EEFayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hsien-Hsin S. Lee: Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling. ASP-DAC 2007: 786-791
48EEI. Faik Baskaya, Brian Gestner, Christopher M. Twigg, Sung Kyu Lim, David V. Anderson, Paul E. Hasler: Rapid Prototyping of Large-scale Analog Circuits With Field Programmable Analog Array. FCCM 2007: 319-320
47EEMohit Pathak, Sung Kyu Lim: Thermal-aware Steiner routing for 3D stacked ICs. ICCAD 2007: 205-211
46EEEric Wong, Sung Kyu Lim: Whitespace redistribution for thermal via insertion in 3D stacked ICs. ICCD 2007: 267-272
45EEMohit Pathak, Souvik Mukherjee, Madhavan Swaminathan, Ege Engin, Sung Kyu Lim: Placement and routing of RF embedded passive designs in LCP substrate. ICCD 2007: 273-279
44EESung Kyu Lim, Massoud Pedram: Introduction to special issue on demonstrable software systems and hardware platforms. ACM Trans. Design Autom. Electr. Syst. 12(3): (2007)
43EEMichael B. Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan S. Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, Gabriel H. Loh: Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs. IEEE Trans. on CAD of Integrated Circuits and Systems 26(1): 38-52 (2007)
42EEEric Wong, Jacob R. Minz, Sung Kyu Lim: Decoupling-Capacitor Planning and Sizing for Noise and Leakage Reduction. IEEE Trans. on CAD of Integrated Circuits and Systems 26(11): 2023-2034 (2007)
2006
41EEMongkol Ekpanyapong, Thaisiri Watewai, Sung Kyu Lim: Statistical Bellman-Ford algorithm with an application to retiming. ASP-DAC 2006: 959-964
40EEMichael B. Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan S. Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, Gabriel H. Loh: Microarchitectural floorplanning under performance and thermal tradeoff. DATE 2006: 1288-1293
39EEJacob R. Minz, Somaskanda Thyagaraja, Sung Kyu Lim: Optical routing for 3D system-on-package. DATE 2006: 337-338
38EEEric Wong, Sung Kyu Lim: 3D floorplanning with thermal vias. DATE 2006: 878-883
37EEEric Wong, Jacob R. Minz, Sung Kyu Lim: Decoupling capacitor planning and sizing for noise and leakage reduction. ICCAD 2006: 395-400
36EEMongkol Ekpanyapong, Sung Kyu Lim: Integrated retiming and simultaneous Vdd/Vth scaling for total power minimization. ISPD 2006: 142-148
35EEFayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hsien-Hsin S. Lee: A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design. MICRO 2006: 3-14
34EEEric Wong, Jacob R. Minz, Sung Kyu Lim: Multi-Objective Module Placement For 3-D System-On-Package. IEEE Trans. VLSI Syst. 14(5): 553-557 (2006)
33EEI. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, David V. Anderson: Placement for large-scale floating-gate field-programable analog arrays. IEEE Trans. VLSI Syst. 14(8): 906-910 (2006)
32EEJacob R. Minz, Sung Kyu Lim: Block-level 3-D Global Routing With an Application to 3-D Packaging. IEEE Trans. on CAD of Integrated Circuits and Systems 25(10): 2248-2257 (2006)
31EEMongkol Ekpanyapong, Michael B. Healy, Sung Kyu Lim: Profile-Driven Instruction Mapping for Dataflow Architectures. IEEE Trans. on CAD of Integrated Circuits and Systems 25(12): 3017-3025 (2006)
30EEPeter G. Sassone, Sung Kyu Lim: Traffic: a novel geometric algorithm for fast wire-optimized floorplanning. IEEE Trans. on CAD of Integrated Circuits and Systems 25(6): 1075-1086 (2006)
29EEMongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, Sung Kyu Lim: Profile-guided microarchitectural floor planning for deep submicron processor design. IEEE Trans. on CAD of Integrated Circuits and Systems 25(7): 1289-1300 (2006)
2005
28EEBrian Stephen Smith, Sung Kyu Lim: QCA channel routing with wire crossing minimization. ACM Great Lakes Symposium on VLSI 2005: 217-220
27EEJacob R. Minz, Sung Kyu Lim, Cheng-Kok Koh: 3D module placement for congestion and power noise reduction. ACM Great Lakes Symposium on VLSI 2005: 458-461
26EEMongkol Ekpanyapong, Michael B. Healy, Sung Kyu Lim: Placement for configurable dataflow architecture. ASP-DAC 2005: 1127-1130
25EEKarthik Balakrishnan, Vidit Nanda, Siddharth Easwar, Sung Kyu Lim: Wire congestion and thermal aware 3D global placement. ASP-DAC 2005: 1131-1134
24EERamprasad Ravichandran, Michael T. Niemier, Sung Kyu Lim: Partitioning and placement for buildable QCA circuits. ASP-DAC 2005: 424-427
23 I. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, David V. Anderson: Hierarchical Placement for Large-scale FPAA. FPL 2005: 421-426
22 Michael B. Healy, Mongkol Ekpanyapong, Sung Kyu Lim: MILP-based Placement and Routing for Dataflow Architecture. FPL 2005: 71-76
21EEMongkol Ekpanyapong, Chinnakrishnan S. Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee: Wire-driven microarchitectural design space exploration. ISCAS (2) 2005: 1867-1870
20EEI. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, Tyson S. Hall, David V. Anderson: Mapping algorithm for large-scale field programmable analog array. ISPD 2005: 152-158
19EESung Kyu Lim: Physical Design for 3D System on Package. IEEE Design & Test of Computers 22(6): 532-539 (2005)
18EERamprasad Ravichandran, Sung Kyu Lim, Michael T. Niemier: Automatic cell placement for quantum-dot cellular automata. Integration 38(3): 541-548 (2005)
17EESung Kyu Lim, Ramprasad Ravichandran, Michael T. Niemier: Partitioning and placement for buildable QCA circuits. JETC 1(1): 50-72 (2005)
2004
16EERamprasad Ravichandran, Nihal Ladiwala, Jean Nguyen, Michael T. Niemier, Sung Kyu Lim: Automatic cell placement for quantum-dot cellular automata. ACM Great Lakes Symposium on VLSI 2004: 332-337
15EEMongkol Ekpanyapong, Sung Kyu Lim: Performance-driven global placement via adaptive network characterization. ASP-DAC 2004: 137-142
14EEJacob R. Minz, Sung Kyu Lim: Layer assignment for reliable system-on-package. ASP-DAC 2004: 31-37
13EEMongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, Sung Kyu Lim: Profile-guided microarchitectural floorplanning for deep submicron processor design. DAC 2004: 634-639
12EEJacob R. Minz, Mohit Pathak, Sung Kyu Lim: Net and Pin Distribution for 3D Package Global Routing. DATE 2004: 1410-1411
11 Mongkol Ekpanyapong, Karthik Balakrishnan, Vidit Nanda, Sung Kyu Lim: Simultaneous delay and power optimization in global placement. ISCAS (5) 2004: 57-60
10 Pun Hang Shiu, Ramprasad Ravichandran, Siddharth Easwar, Sung Kyu Lim: Multi-layer floorplanning for reliable system-on-package. ISCAS (5) 2004: 69-72
9EEJason Cong, Sung Kyu Lim: Retiming-based timing analysis with an application to mincut-based global placement. IEEE Trans. on CAD of Integrated Circuits and Systems 23(12): 1684-1692 (2004)
8EEJason Cong, Sung Kyu Lim: Edge separability-based circuit clustering with application to multilevel circuit partitioning. IEEE Trans. on CAD of Integrated Circuits and Systems 23(3): 346-357 (2004)
2003
7EEPeter G. Sassone, Sung Kyu Lim: A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning. ICCAD 2003: 74-80
2000
6EEJason Cong, Sung Kyu Lim: Edge separability based circuit clustering with application to circuit partitioning. ASP-DAC 2000: 429-434
5EEJason Cong, Sung Kyu Lim: Performance driven multiway partitioning. ASP-DAC 2000: 441-446
4EEJason Cong, Sung Kyu Lim, Chang Wu: Performance driven multi-level and multiway partitioning with retiming. DAC 2000: 274-279
3 Jason Cong, Sung Kyu Lim: Physical Planning with Retiming. ICCAD 2000: 2-7
1998
2EEJason Cong, Sung Kyu Lim: Multiway partitioning with pairwise movement. ICCAD 1998: 512-516
1997
1EEJason Cong, Honching Peter Li, Sung Kyu Lim, Toshiyuki Shibuya, Dongmin Xu: Large scale circuit partitioning with loose/stable net removal and signal flow based clustering. ICCAD 1997: 441-446

Coauthor Index

1David V. Anderson [20] [23] [33] [48]
2Karthik Balakrishnan [11] [25]
3Chinnakrishnan S. Ballapuram [21] [40] [43]
4I. Faik Baskaya [20] [23] [33] [48]
5Jason Cong [1] [2] [3] [4] [5] [6] [8] [9]
6Siddharth Easwar [10] [25]
7Mongkol Ekpanyapong [11] [13] [15] [21] [22] [26] [29] [31] [36] [40] [41] [43] [50]
8Ege Engin [45]
9Brian Gestner [48]
10Tyson S. Hall [20]
11Paul E. Hasler [48]
12Michael B. Healy [22] [26] [31] [35] [40] [43] [49] [52]
13Dae Hyun Kim [51] [54]
14Cheng-Kok Koh [27]
15Nihal Ladiwala [16]
16Hsien-Hsin S. Lee [13] [21] [29] [35] [40] [43] [49] [52]
17Honching Peter Li [1]
18Gabriel H. Loh [40] [43]
19Jacob R. Minz [12] [13] [14] [27] [29] [32] [34] [37] [39] [42] [53]
20Fayez Mohamood [35] [49] [52]
21Souvik Mukherjee [45]
22Vidit Nanda [11] [25]
23Jean Nguyen [16]
24Michael T. Niemier [16] [17] [18] [24]
25Mohit Pathak [12] [45] [47]
26Massoud Pedram [44]
27Ramprasad Ravichandran [10] [16] [17] [18] [24]
28Sasank Reddy [20] [23] [33]
29Peter G. Sassone [7] [30]
30Toshiyuki Shibuya [1]
31Pun Hang Shiu [10]
32Brian Stephen Smith [28]
33Madhavan Swaminathan [45]
34Somaskanda Thyagaraja [39]
35Christopher M. Twigg [48]
36Mario Vittes [40] [43]
37Thaisiri Watewai [13] [29] [41]
38Eric Wong [34] [37] [38] [42] [46]
39Chang Wu [4]
40Dongmin Xu [1]
41Xin Zhao [50] [53]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)