dblp.uni-trier.dewww.uni-trier.de

Heather Hanson

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
12EEKarthick Rajamani, Charles Lefurgy, Soraya Ghiasi, Juan Rubio, Heather Hanson, Tom W. Keller: Power management solutions for computer systems and datacenters. ISLPED 2008: 135-136
2007
11EEHeather Hanson, Stephen W. Keckler, Karthick Rajamani, Soraya Ghiasi, Freeman L. Rawson III, Juan Rubio: Power, Performance, and Thermal Management for High-Performance Systems. IPDPS 2007: 1-8
10EEHeather Hanson, Stephen W. Keckler, Soraya Ghiasi, Karthick Rajamani, Freeman L. Rawson III, Juan Rubio: Thermal response to DVFS: analysis with an Intel Pentium M. ISLPED 2007: 219-224
9EEPaul Gratz, Karthikeyan Sankaralingam, Heather Hanson, Premkishore Shivakumar, Robert G. McDonald, Stephen W. Keckler, Doug Burger: Implementation and Evaluation of a Dynamically Routed Processor Operand Network. NOCS 2007: 7-17
8EEPaul Gratz, Changkyu Kim, Karthikeyan Sankaralingam, Heather Hanson, Premkishore Shivakumar, Stephen W. Keckler, Doug Burger: On-Chip Interconnection Networks of the TRIPS Chip. IEEE Micro 27(5): 41-50 (2007)
2006
7EEKarthick Rajamani, Heather Hanson, Juan Rubio, Soraya Ghiasi, Freeman L. Rawson III: Application-Aware Power Management. IISWC 2006: 39-48
6EEKarthikeyan Sankaralingam, Ramadass Nagarajan, Robert G. McDonald, Rajagopalan Desikan, Saurabh Drolia, M. S. Govindan, Paul Gratz, Divya Gulati, Heather Hanson, Changkyu Kim, Haiming Liu, Nitya Ranganathan, Simha Sethumadhavan, Sadia Sharif, Premkishore Shivakumar, Stephen W. Keckler, Doug Burger: Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. MICRO 2006: 480-491
5EEMadhavi Gopal Valluri, Lizy Kurian John, Heather Hanson: Hybrid-Scheduling for Reduced Energy Consumption in High-Performance Processors. IEEE Trans. VLSI Syst. 14(9): 1039-1043 (2006)
2003
4EEKarthik Natarajan, Heather Hanson, Stephen W. Keckler, Charles R. Moore, Doug Burger: Microprocessor pipeline energy analysis. ISLPED 2003: 282-287
3EEMadhavi Gopal Valluri, Lizy Kurian John, Heather Hanson: Exploiting compiler-generated schedules for energy savings in high-performance processors. ISLPED 2003: 414-419
2EEHeather Hanson, M. S. Hrishikesh, Vikas Agarwal, Stephen W. Keckler, Doug Burger: Static energy reduction techniques for microprocessor caches. IEEE Trans. VLSI Syst. 11(3): 303-313 (2003)
2001
1 Heather Hanson, M. S. Hrishikesh, Vikas Agarwal, Stephen W. Keckler, Doug Burger: Static Energy Reduction Techniques for Microprocessor Caches. ICCD 2001: 276-283

Coauthor Index

1Vikas Agarwal [1] [2]
2Doug Burger [1] [2] [4] [6] [8] [9]
3Rajagopalan Desikan [6]
4Saurabh Drolia [6]
5Soraya Ghiasi [7] [10] [11] [12]
6M. S. Govindan [6]
7Paul Gratz [6] [8] [9]
8Divya Gulati [6]
9M. S. Hrishikesh [1] [2]
10Lizy Kurian John (Lizy K. John) [3] [5]
11Stephen W. Keckler [1] [2] [4] [6] [8] [9] [10] [11]
12Tom W. Keller [12]
13Changkyu Kim [6] [8]
14Charles Lefurgy [12]
15Haiming Liu [6]
16Robert G. McDonald [6] [9]
17Charles R. Moore [4]
18Ramadass Nagarajan [6]
19Karthik Natarajan [4]
20Karthick Rajamani [7] [10] [11] [12]
21Nitya Ranganathan [6]
22Freeman L. Rawson III [7] [10] [11]
23Juan C. Rubio (Juan Rubio) [7] [10] [11] [12]
24Karthikeyan Sankaralingam [6] [8] [9]
25Simha Sethumadhavan [6]
26Sadia Sharif [6]
27Premkishore Shivakumar [6] [8] [9]
28Madhavi Gopal Valluri [3] [5]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)