dblp.uni-trier.dewww.uni-trier.de

Banit Agrawal

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
18EEDinesh C. Suresh, Banit Agrawal, Jun Yang, Walid A. Najjar: Energy-efficient encoding techniques for off-chip data buses. ACM Trans. Embedded Comput. Syst. 8(2): (2009)
2008
17EEShashidhar Mysore, Bita Mazloom, Banit Agrawal, Timothy Sherwood: Understanding and visualizing full systems with data flow tomography. ASPLOS 2008: 211-221
16EEMohit Tiwari, Banit Agrawal, Shashidhar Mysore, Jonathan Valamehr, Timothy Sherwood: A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags. MICRO 2008: 94-105
15EEBanit Agrawal, Timothy Sherwood, Chulho Shin, Simon Yoon: Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation. VLSI Design 2008: 354-361
14EEShashidhar Mysore, Banit Agrawal, Frederic T. Chong, Timothy Sherwood: Exploring the Processor and ISA Design for Wireless Sensor Network Applications. VLSI Design 2008: 59-64
13EEBanit Agrawal, Timothy Sherwood: Ternary CAM Power and Delay Model: Extensions and Uses. IEEE Trans. VLSI Syst. 16(5): 554-564 (2008)
12EEShashidhar Mysore, Banit Agrawal, Rodolfo Neuber, Timothy Sherwood, Nisheeth Shrivastava, Subhash Suri: Formulating and implementing profiling over adaptive ranges. TACO 5(1): (2008)
2007
11EEShashidhar Mysore, Banit Agrawal, Navin Srivastava, Sheng-Chih Lin, Kaustav Banerjee, Timothy Sherwood: 3D Integration for Introspection. IEEE Micro 27(1): 77-83 (2007)
2006
10EEShashidhar Mysore, Banit Agrawal, Navin Srivastava, Sheng-Chih Lin, Kaustav Banerjee, Timothy Sherwood: Introspective 3D chips. ASPLOS 2006: 264-273
9EEShashidhar Mysore, Banit Agrawal, Timothy Sherwood, Nisheeth Shrivastava, Subhash Suri: Profiling over Adaptive Ranges. CGO 2006: 147-158
8EEGian Luca Loi, Banit Agrawal, Navin Srivastava, Sheng-Chih Lin, Timothy Sherwood, Kaustav Banerjee: A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy. DAC 2006: 991-996
7EEBanit Agrawal, Timothy Sherwood: Guiding Architectural SRAM Models. ICCD 2006
6EEBanit Agrawal, Timothy Sherwood: Modeling TCAM power for next generation network devices. ISPASS 2006: 120-129
5EEBanit Agrawal, Timothy Sherwood: Virtually Pipelined Network Memory. MICRO 2006: 197-207
2005
4EEDinesh C. Suresh, Banit Agrawal, Walid A. Najjar, Jun Yang: VALVE: Variable Length Value Encoder for Off-Chip Data Buses.. ICCD 2005: 631-633
3EEDinesh C. Suresh, Banit Agrawal, Jun Yang, Walid A. Najjar: A tunable bus encoder for off-chip data buses. ISLPED 2005: 319-322
2003
2EEDinesh C. Suresh, Banit Agrawal, Jun Yang, Walid A. Najjar, Laxmi N. Bhuyan: Power efficient encoding techniques for off-chip data buses. CASES 2003: 267-275
1EEDinesh C. Suresh, Jun Yang, Chuanjun Zhang, Banit Agrawal, Walid A. Najjar: FV-MSB: A Scheme for Reducing Transition Activity on Data Buses. HiPC 2003: 44-54

Coauthor Index

1Kaustav Banerjee [8] [10] [11]
2Laxmi N. Bhuyan [2]
3Frederic T. Chong [14]
4Sheng-Chih Lin [8] [10] [11]
5Gian Luca Loi [8]
6Bita Mazloom [17]
7Shashidhar Mysore [9] [10] [11] [12] [14] [16] [17]
8Walid A. Najjar [1] [2] [3] [4] [18]
9Rodolfo Neuber [12]
10Timothy Sherwood [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]
11Chulho Shin [15]
12Nisheeth Shrivastava [9] [12]
13Navin Srivastava [8] [10] [11]
14Dinesh C. Suresh [1] [2] [3] [4] [18]
15Subhash Suri [9] [12]
16Mohit Tiwari [16]
17Jonathan Valamehr [16]
18Jun Yang [1] [2] [3] [4] [18]
19Simon Yoon [15]
20Chuanjun Zhang [1]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)