dblp.uni-trier.dewww.uni-trier.de

Hsien-Hsin S. Lee

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
53EEMichael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, Sung Kyu Lim: A unified methodology for power supply noise reduction in modern microarchitecture design. ASP-DAC 2008: 611-616
52EEChinnakrishnan S. Ballapuram, Ahmad Sharif, Hsien-Hsin S. Lee: Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessors. ASPLOS 2008: 60-69
51EEVikas R. Vasisht, Hsien-Hsin S. Lee: SHARK: Architectural support for autonomic protection against stealth by rootkit exploits. MICRO 2008: 106-116
50EERichard M. Yoo, Hsien-Hsin S. Lee: Adaptive transaction scheduling for transactional memory systems. SPAA 2008: 169-178
49EERichard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, Hsien-Hsin S. Lee: Kicking the tires of software transactional memory: why the going gets tough. SPAA 2008: 265-274
48EEFayez Mohamood, Mrinmoy Ghosh, Hsien-Hsin S. Lee: DLL-conscious instruction fetch optimization for SMT processors. Journal of Systems Architecture - Embedded Systems Design 54(12): 1089-1100 (2008)
2007
47EEFayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hsien-Hsin S. Lee: Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling. ASP-DAC 2007: 786-791
46EEWeidong Shi, Hsien-Hsin S. Lee: Accelerating memory decryption and authentication with frequent value prediction. Conf. Computing Frontiers 2007: 35-46
45EETaeweon Suh, Shih-Lien Lu, Hsien-Hsin S. Lee: An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems. FPL 2007: 47-53
44EEEric Fontaine, Hsien-Hsin S. Lee: Optimizing Katsevich image reconstruction algorithm on multicore processors. ICPADS 2007: 1-8
43EEMrinmoy Ghosh, Hsien-Hsin S. Lee: Virtual Exclusion: An architectural approach to reducing leakage energy in caches for multiprocessor systems. ICPADS 2007: 1-8
42EEMrinmoy Ghosh, Hsien-Hsin S. Lee: Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs. MICRO 2007: 134-145
41EEXiaotong Zhuang, Hsien-Hsin S. Lee: Reducing Cache Pollution via Dynamic Data Prefetch Filtering. IEEE Trans. Computers 56(1): 18-31 (2007)
40EEMichael B. Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan S. Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, Gabriel H. Loh: Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs. IEEE Trans. on CAD of Integrated Circuits and Systems 26(1): 38-52 (2007)
39EEWeidong Shi, Chenghuai Lu, Hsien-Hsin S. Lee: Memory-Centric Security Architecture. T. HiPEAC 1: 95-115 (2007)
2006
38EEMrinmoy Ghosh, Emre Özer, Stuart Biles, Hsien-Hsin S. Lee: Efficient System-on-Chip Energy Management with a Segmented Bloom Filter. ARCS 2006: 283-297
37EEDong Hyuk Woo, Mrinmoy Ghosh, Emre Özer, Stuart Biles, Hsien-Hsin S. Lee: Reducing energy of virtual cache synonym lookup using bloom filters. CASES 2006: 179-189
36EEChinnakrishnan S. Ballapuram, Kiran Puttaswamy, Gabriel H. Loh, Hsien-Hsin S. Lee: Entropy-based low power data TLB design. CASES 2006: 304-311
35EEMichael B. Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan S. Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, Gabriel H. Loh: Microarchitectural floorplanning under performance and thermal tradeoff. DATE 2006: 1288-1293
34EEWeidong Shi, Joshua B. Fryman, Guofei Gu, Hsien-Hsin S. Lee, Youtao Zhang, Jun Yang: InfoShield: a security architecture for protecting information usage in memory. HPCA 2006: 222-231
33EERichard M. Yoo, Han Lee, Kingsum Chow, Hsien-Hsin S. Lee: Constructing a Non-Linear Model with Neural Networks for Workload Characterization. IISWC 2006: 150-159
32EEWeidong Shi, Hsien-Hsin S. Lee, Laura Falk, Mrinmoy Ghosh: An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors. ISCA 2006: 102-113
31EEWeidong Shi, Hsien-Hsin S. Lee: Authentication Control Point and Its Implications For Secure Processor Design. MICRO 2006: 103-112
30EEFayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hsien-Hsin S. Lee: A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design. MICRO 2006: 3-14
29EELan Gao, Jun Yang, Marek Chrobak, Youtao Zhang, San Nguyen, Hsien-Hsin S. Lee: A low-cost memory remapping scheme for address bus protection. PACT 2006: 74-83
28EEMongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, Sung Kyu Lim: Profile-guided microarchitectural floor planning for deep submicron processor design. IEEE Trans. on CAD of Integrated Circuits and Systems 25(7): 1289-1300 (2006)
27EEChenghuai Lu, Tao Zhang, Weidong Shi, Hsien-Hsin S. Lee: M-TREE: A high efficiency security architecture for protecting integrity and privacy of software. J. Parallel Distrib. Comput. 66(9): 1116-1128 (2006)
2005
26EEMartin Schulz, Brian S. White, Sally A. McKee, Hsien-Hsin S. Lee, Jürgen Jeitner: Owl: next generation system monitoring. Conf. Computing Frontiers 2005: 116-124
25EETaeweon Suh, Daehyun Kim, Hsien-Hsin S. Lee: Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs. DAC 2005: 553-558
24EEWeidong Shi, Chenghuai Lu, Hsien-Hsin S. Lee: Memory-Centric Security Architecture. HiPEAC 2005: 153-168
23EEWeidong Shi, Hsien-Hsin S. Lee, Guofei Gu, Laura Falk, Trevor N. Mudge, Mrinmoy Ghosh: An Intrusion-Tolerant and Self-Recoverable Network Service System Using A Security Enhanced Chip Multiprocessor. ICAC 2005: 263-273
22EEWeidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Chenghuai Lu, Alexandra Boldyreva: High Efficiency Counter Mode Security Architecture via Prediction and Precomputation. ISCA 2005: 14-24
21EEMongkol Ekpanyapong, Chinnakrishnan S. Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee: Wire-driven microarchitectural design space exploration. ISCAS (2) 2005: 1867-1870
20EEChinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, Milos Prvulovic: Synonymous address compaction for energy reduction in data TLB. ISLPED 2005: 357-362
19EEWeidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, Mrinmoy Ghosh: Towards the issues in architectural support for protection of software execution. SIGARCH Computer Architecture News 33(1): 6-15 (2005)
2004
18EEMongkol Ekpanyapong, Pinar Korkmaz, Hsien-Hsin S. Lee: Choice Predictor for Free. Asia-Pacific Computer Systems Architecture Conference 2004: 399-413
17EEXiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee, Santosh Pande: Hardware assisted control flow obfuscation for embedded processors. CASES 2004: 292-302
16EEMongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, Sung Kyu Lim: Profile-guided microarchitectural floorplanning for deep submicron processor design. DAC 2004: 634-639
15EETaeweon Suh, Douglas M. Blough, Hsien-Hsin S. Lee: Supporting Cache Coherence in Heterogeneous Multiprocessor Systems. DATE 2004: 1150-1157
14EEWeidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, Tao Zhang: Attacks and risk analysis for hardware supported software copy protection systems. Digital Rights Management Workshop 2004: 54-62
13EEWeidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Chenghuai Lu: Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems. IEEE PACT 2004: 123-134
12EETaeweon Suh, Hsien-Hsin S. Lee, Douglas M. Blough: Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1. IEEE Micro 24(4): 33-41 (2004)
11EETaeweon Suh, Hsien-Hsin S. Lee, Douglas M. Blough: Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2. IEEE Micro 24(5): 70-78 (2004)
2003
10EEMikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, Hsien-Hsin S. Lee: Predicate-Aware Scheduling: A Technique for Reducing Resource Constraints. CGO 2003: 169-178
9EEYuvraj Singh Dhillon, Abdulkadir Utku Diril, Abhijit Chatterjee, Hsien-Hsin S. Lee: Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level. ICCAD 2003: 693-700
8EEXiaotong Zhuang, Hsien-Hsin S. Lee: A Hardware-based Cache Pollution Filtering Mechanism for Aggressive Prefetches. ICPP 2003: 286-293
7EEHsien-Hsin S. Lee, Chinnakrishnan S. Ballapuram: Energy efficient D-TLB and data cache using semantic-aware multilateral partitioning. ISLPED 2003: 306-311
6EEJoshua B. Fryman, Chad Huneycutt, Hsien-Hsin S. Lee, Kenneth M. Mackenzie, David E. Schimmel: Energy-Efficient Network Memory for Ubiquitous Devices. IEEE Micro 23(5): 60-70 (2003)
2001
5EEHsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, Gary S. Tyson: Stack Value File: Custom Microarchitecture for the Stack. HPCA 2001: 5-14
4EEHsien-Hsin S. Lee, Gary S. Tyson, Matthew K. Farrens: Improving Bandwidth Utilization using Eager Writeback. J. Instruction-Level Parallelism 3: (2001)
2000
3EEHsien-Hsin S. Lee, Gary S. Tyson: Region-based caching: an energy-delay efficient memory architecture for embedded processors. CASES 2000: 120-127
2EEHsien-Hsin S. Lee, Gary S. Tyson, Matthew K. Farrens: Eager writeback - a technique for improving bandwidth utilization. MICRO 2000: 11-21
1994
1 Eric L. Boyd, Waqar Azeem, Hsien-Hsin S. Lee, Tien-Pao Shih, Shih-Hao Hung, Edward S. Davidson: A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1. ICPP (3) 1994: 188-192

Coauthor Index

1Ali-Reza Adl-Tabatabai [49]
2Waqar Azeem [1]
3Chinnakrishnan S. Ballapuram [7] [20] [21] [35] [36] [40] [52]
4Stuart Biles [37] [38]
5Douglas M. Blough [11] [12] [15]
6Alexandra Boldyreva [22]
7Eric L. Boyd [1]
8Abhijit Chatterjee [9]
9Kingsum Chow [33]
10Marek Chrobak [29]
11Edward S. Davidson [1] [10]
12Yuvraj Singh Dhillon [9]
13Abdulkadir Utku Diril [9]
14Mongkol Ekpanyapong [16] [18] [21] [28] [35] [40]
15Laura Falk [23] [32]
16Matthew K. Farrens [2] [4]
17Eric Fontaine [44]
18Joshua B. Fryman [6] [34]
19Lan Gao [29]
20Mrinmoy Ghosh [13] [19] [22] [23] [32] [37] [38] [42] [43] [48]
21Guofei Gu [23] [34]
22Michael B. Healy [30] [35] [40] [47] [53]
23Chad Huneycutt [6]
24Shih-Hao Hung [1]
25Jürgen Jeitner [26]
26Daehyun Kim [25]
27Pinar Korkmaz [18]
28Han Lee [33]
29Sung Kyu Lim [16] [21] [28] [30] [35] [40] [47] [53]
30Gabriel H. Loh [35] [36] [40]
31Chenghuai Lu [13] [14] [19] [22] [24] [27] [39]
32Shih-Lien Lu [45]
33Kenneth M. Mackenzie [6]
34Scott A. Mahlke [10]
35Sally A. McKee [26]
36Jacob R. Minz [16] [28]
37Fayez Mohamood [30] [47] [48] [53]
38Trevor N. Mudge [23]
39Chris J. Newburn [5]
40San Nguyen [29]
41Yang Ni [49]
42Emre Özer [37] [38]
43Santosh Pande [17]
44Milos Prvulovic [20]
45Kiran Puttaswamy [36]
46Bratin Saha [49]
47David E. Schimmel [6]
48Martin Schulz [26]
49Ahmad Sharif [52]
50Weidong Shi [13] [14] [19] [22] [23] [24] [27] [31] [32] [34] [39] [46]
51Tien-Pao Shih [1]
52Mikhail Smelyanskiy [5] [10]
53Taeweon Suh [11] [12] [15] [25] [45]
54Gary S. Tyson [2] [3] [4] [5]
55Vikas R. Vasisht [51]
56Mario Vittes [35] [40]
57Thaisiri Watewai [16] [28]
58Adam Welc [49]
59Brian S. White [26]
60Dong Hyuk Woo [37]
61Jun Yang [29] [34]
62Richard M. Yoo [33] [49] [50]
63Tao Zhang [14] [17] [27]
64Youtao Zhang [29] [34]
65Xiaotong Zhuang [8] [17] [41]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)