HiPEAC 2005: Barcelona, Spain

Thomas M. Conte, Nacho Navarro, Wen-mei W. Hwu, Mateo Valero, Theo Ungerer (Eds.): High Performance Embedded Architectures and Compilers, First International Conference, HiPEAC 2005, Barcelona, Spain, November 17-18, 2005, Proceedings. Lecture Notes in Computer Science 3793 Springer 2005, ISBN 3-540-30317-0 BibTeX

Invited Program

Markus Levy:
Using EEMBC Benchmarks to Understand Processor Behavior in Embedded Applications. 3-4
Electronic Edition (link) BibTeX
Per Stenström:
The Chip-Multiprocessing Paradigm Shift: Opportunities and Challenges. 5
Electronic Edition (link) BibTeX
Hyunseok Lee, Yuan Lin, Yoav Harel, Mark Woh, Scott A. Mahlke, Trevor N. Mudge, Krisztián Flautner:
Software Defined Radio - A High Performance Embedded Challenge. 6-26
Electronic Edition (link) BibTeX

Grigori Fursin, Albert Cohen, Michael F. P. O'Boyle, Olivier Temam:
A Practical Method for Quickly Evaluating Program Optimizations. 29-46
Electronic Edition (link) BibTeX
Michael Van Biesbrouck, Lieven Eeckhout, Brad Calder:
Efficient Sampling Startup for Sampled Processor Simulation. 47-67
Electronic Edition (link) BibTeX
Jia Yu, Jun Yang, Shaojie Chen, Yan Luo, Laxmi N. Bhuyan:
Enhancing Network Processor Simulation Speed with Statistical Input Sampling. 68-83
Electronic Edition (link) BibTeX

Ke Ning, David R. Kaeli:
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems. 87-101
Electronic Edition (link) BibTeX
Michael J. Geiger, Sally A. McKee, Gary S. Tyson:
Beyond Basic Region Caching: Specializing Cache Structures for High Performance and Energy Conservation. 102-115
Electronic Edition (link) BibTeX
David Moloney, Dermot Geraghty, Colm McSweeney, Ciarán McElroy:
Streaming Sparse Matrix Compression/Decompression. 116-129
Electronic Edition (link) BibTeX
Gansha Wu, Xin Zhou, Guei-Yuan Lueh, Jesse Z. Fang, Peng Guo, Jinzhan Peng, Victor Ying:
XAMM: A High-Performance Automatic Memory Management System with Memory-Constrained Designs. 130-149
Electronic Edition (link) BibTeX

Weidong Shi, Chenghuai Lu, Hsien-Hsin S. Lee:
Memory-Centric Security Architecture. 153-168
Electronic Edition (link) BibTeX
Abdulhadi Shoufan, Sorin A. Huss, Murtuza Cutleriwala:
A Novel Batch Rekeying Processor Architecture for Secure Multicast Key Management. 169-183
Electronic Edition (link) BibTeX
Mahadevan Gomathisankaran, Akhilesh Tyagi:
Arc3D: A 3D Obfuscation Architecture. 184-199
Electronic Edition (link) BibTeX

Jinpyo Kim, Sreekumar V. Kodakara, Wei-Chung Hsu, David J. Lilja, Pen-Chung Yew:
Dynamic Code Region (DCR) Based Program Phase Tracking and Prediction for Dynamic Optimizations. 203-217
Electronic Edition (link) BibTeX
Sebastian Pop, Albert Cohen, Georges-André Silber:
Induction Variable Analysis with Delayed Abstractions. 218-232
Electronic Edition (link) BibTeX
Dries Buytaert, Kris Venstermans, Lieven Eeckhout, Koen De Bosschere:
Garbage Collection Hints. 233-248
Electronic Edition (link) BibTeX

Bengu Li, Ganesh Venkatesh, Brad Calder, Rajiv Gupta:
Exploiting a Computation Reuse Cache to Reduce Energy in Network Processors. 251-265
Electronic Edition (link) BibTeX
Pedro Javier García, Jose Flich, José Duato, Ian Johnson, Francisco J. Quiles, Finbar Naven:
Dynamic Evolution of Congestion Trees: Analysis and Impact on Switch Architecture. 266-285
Electronic Edition (link) BibTeX
Victor Moya Del Barrio, Carlos González, Jordi Roca, Agustin Fernández, Roger Espasa:
A Single (Unified) Shader GPU Microarchitecture for Embedded Systems. 286-301
Electronic Edition (link) BibTeX
Hyun-Gyu Kim, Hyeong-Cheol Oh:
A Low-Power DSP-Enhanced 32-Bit EISC Processor. 302-316
Electronic Edition (link) BibTeX