dblp.uni-trier.dewww.uni-trier.de

Shih-Lien Lu

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
28EESeung Eun Lee, Chris Wilkerson, Ming Zhang, Rajendra Yavatkar, Shih-Lien Lu, Nader Bagherzadeh: Low power adaptive pipeline based on instruction isolation. ISQED 2009: 788-793
2008
27EEChangjian Gao, Shih-Lien Lu: Novel FPGA based Haar classifier face detection algorithm acceleration. FPL 2008: 373-378
26EEChris Wilkerson, Hongliang Gao, Alaa R. Alameldeen, Zeshan Chishti, Muhammad Khellah, Shih-Lien Lu: Trading off Cache Capacity for Reliability to Enable Low Voltage Operation. ISCA 2008: 203-214
25EEShih-Lien Lu, Ravichandran Ramachandran: Carry Logic. Wiley Encyclopedia of Computer Science and Engineering 2008
24EEEriko Nurvitadhi, Jumnit Hong, Shih-Lien Lu: Active Cache Emulator. IEEE Trans. VLSI Syst. 16(3): 229-240 (2008)
23EEShih-Lien Lu, Peter Yiannacouras, Taeweon Suh, Rolf Kassa, Michael Konow: A Desktop Computer with a Reconfigurable Pentium®. TRETS 1(1): (2008)
2007
22EEShih-Lien Lu, Peter Yiannacouras, Rolf Kassa, Michael Konow, Taeweon Suh: An FPGA-based Pentium in a complete desktop system. FPGA 2007: 53-59
21EETaeweon Suh, Shih-Lien Lu, Hsien-Hsin S. Lee: An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems. FPL 2007: 47-53
20EEWei Wu, Sheldon X.-D. Tan, Jun Yang, Shih-Lien Lu: Improving the reliability of on-chip data caches under process variations. ICCD 2007: 325-332
19EEPatrick Ndai, Shih-Lien Lu, Dinesh Somasekhar, Kaushik Roy: Fine-Grained Redundancy in Adders. ISQED 2007: 317-321
18EEJohn Wawrzynek, David A. Patterson, Mark Oskin, Shih-Lien Lu, Christoforos E. Kozyrakis, James C. Hoe, Derek Chiou, Krste Asanovic: RAMP: Research Accelerator for Multiple Processors. IEEE Micro 27(2): 46-57 (2007)
2006
17EEJumnit Hong, Eriko Nurvitadhi, Shih-Lien Lu: Design, implementation, and verification of active cache emulator (ACE). FPGA 2006: 63-72
2005
16EEChunrong Lai, Shih-Lien Lu, Yurong Chen, Trista Chen: Improving branch prediction accuracy with parallel conservative correctors. Conf. Computing Frontiers 2005: 334-341
15EEEriko Nurvitadhi, Nirut Chalainanont, Shih-Lien Lu: Characterization of L3 cache behavior of SPECjAppServer2002 and TPC-C. ICS 2005: 12-20
2004
14EEChunrong Lai, Shih-Lien Lu: Efficient Victim Mechanism on Sector Cache Organization. Asia-Pacific Computer Systems Architecture Conference 2004: 16-29
13EEShih-Lien Lu: Speeding Up Processing with Approximation Circuits. IEEE Computer 37(3): 67-73 (2004)
2003
12EEShih-Lien Lu, Konrad Lai: Implementation of HW$im - A Real-Time Configurable Cache Simulator. FPL 2003: 638-647
11EEShih-Chang Lai, Shih-Lien Lu: Hardware-based Pointer Data Prefetcher. ICCD 2003: 290-298
2002
10EEShih-Chang Lai, Shih-Lien Lu, Jih-Kwon Peir: Ditto Processor. DSN 2002: 525-536
9EEJih-Kwon Peir, Shih-Chang Lai, Shih-Lien Lu, Jared Stark, Konrad Lai: Bloom filtering cache misses for accurate data speculation and prefetching. ICS 2002: 189-198
8EESteven Hsu, Shih-Lien Lu, Shih-Chang Lai, Ram Krishnamurthy, Konrad Lai: Dynamic addressing memory arrays with physical locality. MICRO 2002: 161-170
2000
7EETong Liu, Shih-Lien Lu: Performance improvement with circuit-level speculation. MICRO 2000: 348-355
1998
6EEMichael F. Miller, Kenneth J. Janik, Shih-Lien Lu: Non-Stalling CounterFlow Architecture. HPCA 1998: 334-341
1997
5EEKenneth J. Janik, Shih-Lien Lu, Michael F. Miller: Advances of the Counterflow Pipeline Microarchitecture. HPCA 1997: 230-236
1996
4EERavichandran Ramachandran, Shih-Lien Lu: Efficient arithmetic using self-timing. IEEE Trans. VLSI Syst. 4(4): 445-454 (1996)
1995
3EEShih-Lien Lu: Implementation of micropipelines in enable/disable CMOS differential logic. IEEE Trans. VLSI Syst. 3(2): 338-341 (1995)
2EEChih-Ming Chang, Shih-Lien Lu: Design of a static MIMD data flow processor using micropipelines. IEEE Trans. VLSI Syst. 3(3): 370-378 (1995)
1988
1EEChung-Ping Wan, Bing J. Sheu, Shih-Lien Lu: Device and circuit simulation interface for an integrated VLSI design environment. IEEE Trans. on CAD of Integrated Circuits and Systems 7(9): 998-1004 (1988)

Coauthor Index

1Alaa R. Alameldeen [26]
2Krste Asanovic [18]
3Nader Bagherzadeh [28]
4Nirut Chalainanont [15]
5Chih-Ming Chang [2]
6Trista Chen [16]
7Yurong Chen [16]
8Derek Chiou [18]
9Zeshan Chishti [26]
10Changjian Gao [27]
11Hongliang Gao [26]
12James C. Hoe [18]
13Jumnit Hong [17] [24]
14Steven Hsu [8]
15Kenneth J. Janik [5] [6]
16Rolf Kassa [22] [23]
17Muhammad Khellah [26]
18Michael Konow [22] [23]
19Christoforos E. Kozyrakis (Christos Kozyrakis) [18]
20Ram Krishnamurthy [8]
21Chunrong Lai [14] [16]
22Konrad Lai (Konrad K. Lai) [8] [9] [12]
23Shih-Chang Lai [8] [9] [10] [11]
24Hsien-Hsin S. Lee [21]
25Seung Eun Lee [28]
26Tong Liu [7]
27Michael F. Miller [5] [6]
28Patrick Ndai [19]
29Eriko Nurvitadhi [15] [17] [24]
30Mark Oskin [18]
31David A. Patterson [18]
32Jih-Kwon Peir [9] [10]
33Ravichandran Ramachandran [4] [25]
34Kaushik Roy [19]
35Bing J. Sheu [1]
36Dinesh Somasekhar [19]
37Jared Stark [9]
38Taeweon Suh [21] [22] [23]
39Sheldon X.-D. Tan (Xiang-Dong Tan) [20]
40Chung-Ping Wan [1]
41John Wawrzynek [18]
42Chris Wilkerson [26] [28]
43Wei Wu [20]
44Jun Yang [20]
45Rajendra Yavatkar [28]
46Peter Yiannacouras [22] [23]
47Ming Zhang [28]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)