16. RSP 2005:
Montreal,
Canada
16th IEEE International Workshop on Rapid System Prototyping (RSP 2005), 8-10 June 2005, Montreal, Canada.
IEEE Computer Society 2005, ISBN 0-7695-2361-7 BibTeX
Introduction
Networks and Protocols
- Stefan Ihmor, Tobias Loke, Wolfram Hardt:
Synthesis of Communication Structures and Protocols in Distributed Embedded Systems.
3-9
Electronic Edition (link) BibTeX
- Matthieu Briere, Emmanuel Drouard, Fabien Mieyeville, David Navarro, Ian O'Connor, Frédéric Gaffiot:
Heterogeneous Modelling of an Optical Network-on-Chip with SystemC.
10-16
Electronic Edition (link) BibTeX
- César A. M. Marcon, Márcio Eduardo Kreutz, Altamiro Amadeu Susin, Ney Laert Vilar Calazans:
Models for Embedded Application Mapping onto NoCs: Timing Analysis.
17-23
Electronic Edition (link) BibTeX
- R. Lemaire, Fabien Clermidy, Y. Durand, D. Lattard, Ahmed Amine Jerraya:
Performance Evaluation of a NoC-Based Design for MC-CDMA Telecommunications Using NS-2.
24-30
Electronic Edition (link) BibTeX
Tools for Rapid Prototyping
FPGAs for Rapid Prototyping
- Mehrdad Najibi, Kamran Saleh, Mohsen Naderi, Hossein Pedram, Mehdi Sedighi:
Prototyping Globally Asynchronous Locally Synchronous Circuits on Commercial Synchronous FPGAs.
63-69
Electronic Edition (link) BibTeX
- Markus Visarius, André Meisel, Markus Scheithauer, Wolfram Hardt:
Dynamic Reconfiguration of IP-Based Systems.
70-76
Electronic Edition (link) BibTeX
- Yana Esteves Krasteva, Ana B. Jimeno, Eduardo de la Torre, Teresa Riesgo:
Straight Method for Reallocation of Complex Cores by Dynamic Reconfiguration in Virtex II FPGAs.
77-83
Electronic Edition (link) BibTeX
- Ali Ahmadinia, Christophe Bobda, Ji Ding, Mateusz Majer, Jürgen Teich, Sándor P. Fekete, Jan van der Veen:
A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices.
84-90
Electronic Edition (link) BibTeX
Software Design and Prototyping
- Ghulam Qader, M. Younus Javed:
Simulation of Resolution of CS Problem for Multiple Common Variables in Multiprocessor Environment.
93-98
Electronic Edition (link) BibTeX
- John Carter, Ming Xu, W. B. Gardner:
Rapid Prototyping of Embedded Software Using Selective Formalism.
99-104
Electronic Edition (link) BibTeX
- Doron Drusinsky, Man-tak Shing, Kadir Alpaslan Demir:
Test-Time, Run-Time, and Simulation-Time Temporal Assertions in RSP.
105-110
Electronic Edition (link) BibTeX
- Thomas Vergnaud, Jérôme Hugues, Laurent Pautet, Fabrice Kordon:
Rapid Development Methodology for Customized Middleware.
111-117
Electronic Edition (link) BibTeX
Applications
Processor Design and Prototyping
- Kugan Vivekanandarajah, Thambipillai Srikanthan:
Custom Instruction Filter Cache Synthesis for Low-Power Embedded Systems.
151-157
Electronic Edition (link) BibTeX
- Moo-Kyoung Chung, Heejun Shim, Chong-Min Kyung:
Performance Improvement of Multiprocessor Simulation by Optimizing Synchronization a Communication.
158-164
Electronic Edition (link) BibTeX
- Oliver Schliebusch, Anupam Chattopadhyay, Ernst Martin Witte, David Kammler, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
Optimization Techniques for ADL-Driven RTL Processor Synthesis.
165-171
Electronic Edition (link) BibTeX
- Pavle Belanovic, Markus Rupp:
Automated Floating-Point to Fixed-Point Conversion with the Fixify Environment.
172-178
Electronic Edition (link) BibTeX
Testing Issues in Prototyping
Co-Design I
Co-Design II
Hardware Prototyping
- Arnaldo Azevedo, Luciano Volcan Agostini, Flávio Rech Wagner, Sergio Bampi:
Accelerating a Multiprocessor Reconfigurable Architecture with Pipelined VLIW Units.
255-257
Electronic Edition (link) BibTeX
- Rolf Drechsler, Görschwin Fey, Christian Genz, Daniel Große:
SyCE: An Integrated Environment for System Design in SystemC.
258-260
Electronic Edition (link) BibTeX
- Nikolaos Kostaras, Haridimos T. Vergos:
KoVer: A Sophisticated Residue Arithmetic Core Generator.
261-263
Electronic Edition (link) BibTeX
- Ami Castonguay, Yvon Savaria:
A HyperTransport Chip-to-Chip Interconnect Tunnel Developed Using SystemC.
264-266
Electronic Edition (link) BibTeX
- S. W. Song, J. D. Zheng, W. B. Gardner:
Prototyping a Residential Gateway Using Xilinx ISE.
267-269
Electronic Edition (link) BibTeX
Copyright © Sat May 16 23:36:06 2009
by Michael Ley (ley@uni-trier.de)