dblp.uni-trier.dewww.uni-trier.de

Arnaldo Azevedo

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
12EEArnaldo Azevedo, Cor Meenderinck, Ben H. H. Juurlink, Andrei Terechko, Jan Hoogerbrugge, Mauricio Alvarez, Alex Ramírez: Parallel H.264 Decoding on an Embedded Multicore Processor. HiPEAC 2009: 404-418
2008
11EEArnaldo Azevedo, Cor Meenderinck, Ben H. H. Juurlink, Mauricio Alvarez, Alex Ramírez: Analysis of video filtering on the cell processor. ISCAS 2008: 488-491
2007
10EEVagner S. Rosa, Wagston T. Staehler, Arnaldo Azevedo, Bruno Zatt, Roger Endrigo Carvalho Porto, Luciano Volcan Agostini, Sergio Bampi, Altamiro Amadeu Susin: FPGA Prototyping Strategy for a H.264/AVC Video Decoder. IEEE International Workshop on Rapid System Prototyping 2007: 174-180
9EEArnaldo Azevedo, Bruno Zatt, Luciano Volcan Agostini, Sergio Bampi: MoCHA: a Bi-Predictive Motion Compensation Hardware for H.264/AVC Decoder Targeting HDTV. ISCAS 2007: 1617-1620
8EEBruno Zatt, Arnaldo Azevedo, Luciano Volcan Agostini, Altamiro Amadeu Susin, Sergio Bampi: Memory Hierarchy Targeting Bi-Predictive Motion Compensation for H.264/AVC Decoder. ISVLSI 2007: 445-446
2006
7EELuciano Volcan Agostini, Arnaldo Azevedo, Vagner S. Rosa, Eduardo A. Berriel, Tatiana Gadelha Serra dos Santos, Sergio Bampi, Altamiro Amadeu Susin: FPGA Design of A H.264/AVC Main Profile Decoder for HDTV. FPL 2006: 1-6
6EEArnaldo Azevedo, Bruno Zatt, Luciano Volcan Agostini, Sergio Bampi: Motion Compensation Decoder Architecture for H.264/AVC Main Profile Targeting HDTV. VLSI-SoC 2006: 52-57
2005
5EEArnaldo Azevedo, Luciano Volcan Agostini, Flávio Rech Wagner, Sergio Bampi: Accelerating a Multiprocessor Reconfigurable Architecture with Pipelined VLIW Units. IEEE International Workshop on Rapid System Prototyping 2005: 255-257
2004
4EERodrigo Soares, Ivan Saraiva Silva, Arnaldo Azevedo: When reconfigurable architecture meets network-on-chip. SBCCI 2004: 216-221
2003
3EERodrigo Soares, Arnaldo Azevedo, Ivan Saraiva Silva: X4CP32: A Coarse Grain General Purpose Reconfigurable Microprocessor. IPDPS 2003: 171
2EERodrigo Soares, Arnaldo Azevedo, Ivan Saraiva Silva: X4CP32: A New Parallel/Reconfigurable General-Purpose Processor. SBAC-PAD 2003: 260-268
1EEArnaldo Azevedo, Rodrigo Soares, Ivan Saraiva Silva: A New Hybrid Parallel/Reconfigurable Architecture: The X4CP32. SBCCI 2003: 225-230

Coauthor Index

1Luciano Volcan Agostini [5] [6] [7] [8] [9] [10]
2Mauricio Alvarez [11] [12]
3Sergio Bampi [5] [6] [7] [8] [9] [10]
4Eduardo A. Berriel [7]
5Jan Hoogerbrugge [12]
6Ben H. H. Juurlink [11] [12]
7Cor Meenderinck [11] [12]
8Roger Endrigo Carvalho Porto [10]
9Alex Ramírez [11] [12]
10Vagner S. Rosa [7] [10]
11Tatiana Gadelha Serra dos Santos [7]
12Ivan Saraiva Silva [1] [2] [3] [4]
13Rodrigo Soares [1] [2] [3] [4]
14Wagston T. Staehler [10]
15Altamiro Amadeu Susin [7] [8] [10]
16Andrei Terechko [12]
17Flávio Rech Wagner [5]
18Bruno Zatt [6] [8] [9] [10]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)