ISPD 2007:
Austin,
Texas,
USA
Patrick H. Madden, David Z. Pan (Eds.):
Proceedings of the 2007 International Symposium on Physical Design, ISPD 2007, Austin, Texas, USA, March 18-21, 2007.
ACM 2007, ISBN 978-1-59593-613-4 BibTeX
Keynote talk
Multicore and DFM
- Tim Johnson, Umesh Nawathe:
An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2).
2
Electronic Edition (ACM DL) BibTeX
- Hua Xiang, Liang Deng, Ruchir Puri, Kai-Yuan Chao, Martin D. F. Wong:
Dummy fill density analysis with coupling constraints.
3-10
Electronic Edition (ACM DL) BibTeX
- Vishal Khandelwal, Ankur Srivastava:
Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation.
11-18
Electronic Edition (ACM DL) BibTeX
- Hua Xiang, Kai-Yuan Chao, Ruchir Puri, Martin D. F. Wong:
Is your layout density verification exact?: a fast exact algorithm for density calculation.
19-26
Electronic Edition (ACM DL) BibTeX
- Shiyan Hu, Jiang Hu:
Pattern sensitive placement for manufacturability.
27-34
Electronic Edition (ACM DL) BibTeX
Circuit analysis and optimization
Panel
Future interconnects
Placement
Routing
- Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang:
Efficient obstacle-avoiding rectilinear steiner tree construction.
127-134
Electronic Edition (ACM DL) BibTeX
- Renato Fernandes Hentschke, Jaganathan Narasimham, Marcelo O. Johann, Ricardo Augusto da Luz Reis:
Maze routing steiner trees with effective critical sink optimization.
135-142
Electronic Edition (ACM DL) BibTeX
- Fan Mo, Robert K. Brayton:
Semi-detailed bus routing with variation reduction.
143-150
Electronic Edition (ACM DL) BibTeX
- Keith So:
Solving hard instances of FPGA routing with a congestion-optimal restrained-norm path search space.
151-158
Electronic Edition (ACM DL) BibTeX
- Matthew A. Smith, Lars A. Schreiner, Erich Barke, Volker Meyer zu Bexten:
Algorithms for automatic length compensation of busses in analog integrated circuits.
159-166
Electronic Edition (ACM DL) BibTeX
ISPD'07 global routing contest and placement contest updates
Statistical and physical design for manufacturability
Clock and interconnect
Copyright © Sat May 16 23:26:08 2009
by Michael Ley (ley@uni-trier.de)