dblp.uni-trier.dewww.uni-trier.de

Debesh Kumar Das

Debesh K. Das

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
33EEHafizur Rahaman, Dipak K. Kole, Debesh Kumar Das, Bhargab B. Bhattacharya: On the Detection of Missing-Gate Faults in Reversible Circuits by a Universal Test Set. VLSI Design 2008: 163-168
2006
32EEHafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya: Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability. J. Electronic Testing 22(2): 125-142 (2006)
2005
31EEHafizur Rahaman, Debesh K. Das: Bridging fault detection in Double Fixed-Polarity Reed-Muller (DFPRM) PLA. ASP-DAC 2005: 172-177
30EEBiplab K. Sikdar, Arijit Sarkar, Samir Roy, Debesh K. Das: Synthesis of Testable Finite State Machine Through Decomposition. Asian Test Symposium 2005: 398-403
29EEBiplab K. Sikdar, Sukanta Das, Samir Roy, Niloy Ganguly, Debesh K. Das: Cellular Automata Based Test Structures with Logic Folding. VLSI Design 2005: 71-74
28EEBiplab K. Sikdar, Samir Roy, Debesh K. Das: A Degree-of-Freedom Based Synthesis Scheme for Sequential Machines with Enhanced BIST Quality and Reduced Area. J. Electronic Testing 21(1): 83-93 (2005)
2004
27EEHafizur Rahaman, Debesh K. Das: A Simple Delay Testable Synthesis of Symmetric Functions. AACC 2004: 263-270
26EEHafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya: Testable design of GRM network with EXOR-tree for detecting stuck-at and bridging faults. ASP-DAC 2004: 224-229
25EEDebesh Kumar Das, Tomoo Inoue, Susanta Chakraborty, Hideo Fujiwara: Max-Testable Class of Sequential Circuits having Combinational Test Generation Complexity. Asian Test Symposium 2004: 342-347
24EEHafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya: Easily Testable Realization of GRM and ESOP Networks for Detecting Stuck-at and Bridging Faults. VLSI Design 2004: 487-492
23 Debesh K. Das, Hideo Fujiwara, Yungang Li, Yinghua Min, Shiyi Xu, Yervant Zorian: Design & Test Education in Asia. IEEE Design & Test of Computers 21(4): 331-338 (2004)
22EEDebesh Kumar Das, Satoshi Ohtake, Hideo Fujiwara: New Non-Scan DFT Techniques to Achieve 100% Fault Efficiency. J. Electronic Testing 20(3): 315-323 (2004)
2003
21EEHafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya: Mapping Symmetric Functions to Hierarchical Modules for Path-Delay Fault Testability. Asian Test Symposium 2003: 284-289
2002
20EEHafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya: A New Synthesis of Symmetric Functions. VLSI Design 2002: 160-165
19EESamir Roy, Biplab K. Sikdar, Monalisa Mukherjee, Debesh K. Das: Degree-of-Freedom Analysis for Sequential Machines Targeting BIST Quality and Gate Area. VLSI Design 2002: 671-676
18EEHafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya: BIST Design for Detecting Multiple Stuck-Open Faults in CMOS Circuits Using Transition Count. J. Comput. Sci. Technol. 17(6): 731-737 (2002)
2001
17EEBiplab K. Sikdar, Debesh K. Das, Vamsi Boppana, Cliff Yang, Sobhan Mukherjee, Parimal Pal Chaudhuri: Cellular automata as a built in self test structure. ASP-DAC 2001: 319-324
16EEBiplab K. Sikdar, Samir Roy, Debesh K. Das: Enhancing BIST Quality of Sequential Machines through Degree-of-Freedom Analysis. Asian Test Symposium 2001: 285-
15EEDebesh Kumar Das, Bhargab B. Bhattacharya, Satoshi Ohtake, Hideo Fujiwara: Testable Design of Sequential Circuits with Improved Fault Efficiency. VLSI Design 2001: 128-133
14EEBiplab K. Sikdar, Purnabha Majumder, Monalisa Mukherjee, Parimal Pal Chaudhuri, Debesh K. Das, Niloy Ganguly: Hierarchical Cellular Automata As An On-Chip Test Pattern Generator. VLSI Design 2001: 403-
2000
13 Tomoo Inoue, Debesh Kumar Das, Chiiho Sano, Takahiro Mihara, Hideo Fujiwara: Test Generation for Acyclic Sequential Circuits with Hold Registers. ICCAD 2000: 550-556
12EEDebesh K. Das, Uttam K. Bhattacharya, Bhargab B. Bhattacharya: Isomorph-Redundancy in Sequential Circuits. IEEE Trans. Computers 49(9): 992-997 (2000)
11EESusanta Chakrabarti, Sandip Das, Debesh Kumar Das, Bhargab B. Bhattacharya: Synthesis of symmetric functions for path-delay fault testability. IEEE Trans. on CAD of Integrated Circuits and Systems 19(9): 1076-1081 (2000)
1999
10EEHafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya: An Adaptive BIST to Detect Multiple Stuck-Open Faults in CMOS circuits. ASP-DAC 1999: 287-
9EEDebesh Kumar Das, Satoshi Ohtake, Hideo Fujiwara: New DFT Techniques of Non-Scan Sequential Circuits with Complete Fault Efficiency. Asian Test Symposium 1999: 263-268
8EESusanta Chakraborty, Sandip Das, Debesh K. Das, Bhargab B. Bhattacharya: Synthesis of Symmetric Functions for Path-Delay Fault Testability. VLSI Design 1999: 512-517
1998
7 Debesh K. Das, Susanta Chakraborty, Bhargab B. Bhattacharya: Interchangeable Boolean Functions and Their Effects on Redundancy in Logic Circuits. ASP-DAC 1998: 469-474
6EEDebesh K. Das, Indrajit Chaudhuri, Bhargab B. Bhattacharya: Design of an Optimal Test Pattern Generator for Built-in Self Testing of Path Delay Faults. VLSI Design 1998: 205-
1997
5EEDebesh Kumar Das, Susanta Chakraborty, Bhargab B. Bhattacharya: New BIST Techniques for Universal and Robust Testing of CMOS Stuck-Open Faults. VLSI Design 1997: 303-309
1996
4EEDebesh Kumar Das, Bhargab B. Bhattacharya: Does retiming affect redundancy in sequential circuits? VLSI Design 1996: 260-263
3EEDebesh K. Das, Uttam K. Bhattacharya, Bhargab B. Bhattacharya: Isomorph-redundancy in sequential circuits. VTS 1996: 463-469
1995
2EEDebesh K. Das, Bhargab B. Bhattacharya: Testable design of non-scan sequential circuits using extra logic. Asian Test Symposium 1995: 176-
1993
1EESusanta Chakraborty, Debesh Kumar Das, Bhargab B. Bhattacharya: Logical redundancies in irredundant combinational circuits. J. Electronic Testing 4(2): 125-130 (1993)

Coauthor Index

1Bhargab B. Bhattacharya [1] [2] [3] [4] [5] [6] [7] [8] [10] [11] [12] [15] [18] [20] [21] [24] [26] [32] [33]
2Uttam K. Bhattacharya [3] [12]
3Vamsi Boppana [17]
4Susanta Chakrabarti [11]
5Susanta Chakraborty [1] [5] [7] [8] [25]
6Indrajit Chaudhuri [6]
7Parimal Pal Chaudhuri [14] [17]
8Sandip Das [8] [11]
9Sukanta Das [29]
10Hideo Fujiwara [9] [13] [15] [22] [23] [25]
11Niloy Ganguly [14] [29]
12Tomoo Inoue [13] [25]
13Dipak K. Kole [33]
14Yungang Li [23]
15Purnabha Majumder [14]
16Takahiro Mihara [13]
17Yinghua Min [23]
18Monalisa Mukherjee [14] [19]
19Sobhan Mukherjee [17]
20Satoshi Ohtake [9] [15] [22]
21Hafizur Rahaman [10] [18] [20] [21] [24] [26] [27] [31] [32] [33]
22Samir Roy [16] [19] [28] [29] [30]
23Chiiho Sano [13]
24Arijit Sarkar [30]
25Biplab K. Sikdar [14] [16] [17] [19] [28] [29] [30]
26Shiyi Xu [23]
27Cliff Yang [17]
28Yervant Zorian [23]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)