6. HPCA 2000:
Toulouse,
France
Proceedings of the Sixth International Symposium on High-Performance Computer Architecture,
8-12 January 2000,
Toulouse,
France. IEEE Computer Society. online publication:
http:
//www.computer.org/proceedings/hpca/0550/0550toc.htm
System Architecture Tradeoffs
Memory and Cache
Networks
Multithreading and Microarchitecture
Shared Memory
Software Techniques
Prediction I
Parallel Systems
- Robert Stets, Sandhya Dwarkadas, Leonidas I. Kontothanassis, Umit Rencuzogullari, Michael L. Scott:
The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing.
265-276
Electronic Edition (IEEE Computer Society DL) BibTeX
- Peter M. Behr, S. Pletner, Angela C. Sodan:
PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620.
277-286
Electronic Edition (IEEE Computer Society DL) BibTeX
- Takeo Hosomi, Yasushi Kanoh, Masaaki Nakamura, Tetsuya Hirose:
A DSM Architecture for a Parallel Computer Cenju-4.
287-
Electronic Edition (IEEE Computer Society DL) BibTeX
Prediction II
Parallel Systems Performance
Novel Architecture Issues
- Scott Rixner, William J. Dally, Brucek Khailany, Peter R. Mattson, Ujval J. Kapasi, John D. Owens:
Register Organization for Media Processing.
375-386
Electronic Edition (IEEE Computer Society DL) BibTeX
- Ramesh Radhakrishnan, Narayanan Vijaykrishnan, Lizy Kurian John, Anand Sivasubramaniam:
Architectural Issues in Java Runtime Systems.
387-398
Electronic Edition (IEEE Computer Society DL) BibTeX
- Alexis Vartanian, Jean-Luc Béchennec, Nathalie Drach-Temam:
The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches.
399-408
Electronic Edition (IEEE Computer Society DL) BibTeX
- Tzi-cker Chiueh, Prashant Pradhan:
Cache Memory Design for Network Processors.
409-
Electronic Edition (IEEE Computer Society DL) BibTeX
Copyright © Sat May 16 23:14:57 2009
by Michael Ley (ley@uni-trier.de)