2004 | ||
---|---|---|
40 | EE | Doug Burger, James R. Goodman: Billion-Transistor Architectures: There and Back Again. IEEE Computer 37(3): 22-28 (2004) |
39 | EE | Ravi Rajwar, Alain Kägi, James R. Goodman: Inferential Queueing and Speculative Push. International Journal of Parallel Programming 32(3): 225-258 (2004) |
2003 | ||
38 | EE | Ravi Rajwar, Alain Kägi, James R. Goodman: Inferential queueing and speculative push for reducing critical communication latencies. ICS 2003: 273-284 |
2002 | ||
37 | EE | Ravi Rajwar, James R. Goodman: Transactional lock-free execution of lock-based programs. ASPLOS 2002: 5-17 |
2001 | ||
36 | EE | Ravi Rajwar, James R. Goodman: Speculative lock elision: enabling highly concurrent multithreaded execution. MICRO 2001: 294-305 |
2000 | ||
35 | EE | Ravi Rajwar, Alain Kägi, James R. Goodman: Improving the Throughput of Synchronization by Insertion of Delays. HPCA 2000: 168- |
1999 | ||
34 | EE | Stefanos Kaxiras, James R. Goodman: Improving CC-NUMA Performance Using Instruction-Based Prediction. HPCA 1999: 161- |
1998 | ||
33 | EE | James R. Goodman: Using Cache Memory to Reduce Processor-Memory Traffic. 25 Years ISCA: Retrospectives and Reprints 1998: 255-262 |
32 | EE | James R. Goodman: Retrospective: Using Cache Memory to Reduce Processor-Memory Traffic. 25 Years ISCA: Retrospectives and Reprints 1998: 32-33 |
31 | EE | Stefanos Kaxiras, Stein Gjessing, James R. Goodman: A Study of Three Dynamic Approaches to Handle Widely Shared Data in Shared-memory Multiprocessors. International Conference on Supercomputing 1998: 457-464 |
1997 | ||
30 | EE | Alain Kägi, Doug Burger, James R. Goodman: Efficient Synchronization: Let Them Eat QOLB. ISCA 1997: 170-180 |
29 | EE | Doug Burger, Stefanos Kaxiras, James R. Goodman: DataScalar Architectures. ISCA 1997: 338-349 |
28 | Doug Burger, James R. Goodman, Gurindar S. Sohi: Memory Systems. The Computer Science and Engineering Handbook 1997: 447-461 | |
27 | Doug Burger, James R. Goodman: Billion-Transistor Architectures - Guest Editors' Introduction. IEEE Computer 30(9): 46-49 (1997) | |
1996 | ||
26 | EE | Doug Burger, James R. Goodman, Alain Kägi: Memory Bandwidth Limitations of Future Microprocessors. ISCA 1996: 78-89 |
25 | EE | Stefanos Kaxiras, James R. Goodman: The GLOW Cache Coherence Protocol Extensions for Widely Shared Data. International Conference on Supercomputing 1996: 35-43 |
1995 | ||
24 | EE | Alain Kägi, Nagi Aboulenein, Doug Burger, James R. Goodman: Techniques for Reducing Overheads of Shared-Memory Multiprocessing. International Conference on Supercomputing 1995: 11-20 |
1994 | ||
23 | Nagi Aboulenein, James R. Goodman, Stein Gjessing, Philip J. Woest: Hardware Support for Synchronization in the Scalable Coherent Interface (SCI). IPPS 1994: 141-150 | |
22 | EE | Steven L. Scott, James R. Goodman: The Impact of Pipelined Channels on k-ary n-Cube Networks. IEEE Trans. Parallel Distrib. Syst. 5(1): 2-16 (1994) |
1993 | ||
21 | EE | Steven L. Scott, James R. Goodman: Performance of Pruning-Cache Directories for Large-Scale Multiprocessors. IEEE Trans. Parallel Distrib. Syst. 4(5): 520-534 (1993) |
1992 | ||
20 | Ross E. Johnson, James R. Goodman: Synthesizing General Topologies from Rings. ICPP (1) 1992: 86-95 | |
19 | Steven L. Scott, James R. Goodman, Mary K. Vernon: Performance of the SCI Ring. ISCA 1992: 403-414 | |
18 | Howard Jay Siegel, Seth Abraham, William L. Bain, Kenneth E. Batcher, Thomas L. Casavant, Doug DeGroot, Jack B. Dennis, David C. Douglas, Tse-Yun Feng, James R. Goodman, Alan Huang, Harry F. Jordan, J. Robert Jamp, Yale N. Patt, Alan Jay Smith, James E. Smith, Lawrence Snyder, Harold S. Stone, Russ Tuck, Benjamin W. Wah: Report of the Purdue Workshop on Grand Challenges in Computer Architecture for the Support of High Performance Computing. J. Parallel Distrib. Comput. 16(3): 199-211 (1992) | |
1989 | ||
17 | James R. Goodman, Mary K. Vernon, Philip J. Woest: Efficent Synchronization Primitives for Large-Scale Cache-Coherent Multiprocessors. ASPLOS 1989: 64-75 | |
16 | EE | Gurindar S. Sohi, James E. Smith, James R. Goodman: Restricted Fetch&Phi operations for parallel processing. ICS 1989: 410-416 |
15 | EE | Wei-Chung Hsu, Charles N. Fischer, James R. Goodman: On the Minimization of Loads/Stores in Local Register Allocation. IEEE Trans. Software Eng. 15(10): 1252-1260 (1989) |
1988 | ||
14 | EE | James R. Goodman, Wei-Chung Hsu: Code scheduling and register allocation in large basic blocks. ICS 1988: 442-452 |
13 | James R. Goodman, Philip J. Woest: The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor. ISCA 1988: 422-431 | |
1987 | ||
12 | James R. Goodman: Coherency for Multiprocessor Virtual Address Caches. ASPLOS 1987: 72-81 | |
11 | Andrew R. Pleszkun, James R. Goodman, Wei-Chung Hsu, R. T. Joersz, George E. Bier, Philip J. Woest, P. B. Schechter: WISQ: A Restartable Architecture Using Queues. ISCA 1987: 290-299 | |
1986 | ||
10 | Honesty C. Young, James R. Goodman: The Design of a Queue-Based Vector Supercomputer. ICPP 1986: 483-486 | |
9 | James R. Goodman, Wei-Chung Hsu: On the Use of Registers vs. Cache to Minimize Memory Traffic. ISCA 1986: 375-383 | |
8 | James R. Goodman, Honesty C. Young: Comments on ``A Massive Memory Machine''. IEEE Trans. Computers 35(10): 907-910 (1986) | |
1985 | ||
7 | James R. Goodman, Jian-tu Hsieh, Koujuch Liou, Andrew R. Pleszkun, P. B. Schechter, Honesty C. Young: PIPE: A VLSI Decoupled Architecture. ISCA 1985: 20-27 | |
6 | James E. Smith, James R. Goodman: Instruction Cache Replacement Policies and Organizations. IEEE Trans. Computers 34(3): 234-241 (1985) | |
1984 | ||
5 | James R. Goodman, MenChow Chiang: The Use of Static Column RAM as a Memory Hierarchy. ISCA 1984: 167-174 | |
1983 | ||
4 | James R. Goodman: Using Cache Memory to Reduce Processor-Memory Traffic ISCA 1983: 124-131 | |
3 | James E. Smith, James R. Goodman: A Study of Instruction Cache Organizations and Replacement Policies ISCA 1983: 132-137 | |
1982 | ||
2 | Chinya V. Ravishankar, James R. Goodman: VLSI Considerations that Influence Data Flow Architecture. COMPCON 1982: 228-232 | |
1981 | ||
1 | James R. Goodman, Carlo H. Séquin: Hypertree: A Multiprocessor Interconnection Topology. IEEE Trans. Computers 30(12): 923-933 (1981) |