Paul Villarrubia
List of publications from the DBLP Bibliography Server - FAQ
2008 | ||
---|---|---|
27 | EE | Dan Bailey, Eric Soenen, Puneet Gupta, Paul G. Villarrubia, Sang H. Dhong: Challenges at 45nm and beyond. ICCAD 2008: 7 |
26 | EE | Zhuo Li, Charles J. Alpert, Shiyan Hu, Tuhin Muhmud, Stephen T. Quay, Paul G. Villarrubia: Fast interconnect synthesis with layer assignment. ISPD 2008: 71-77 |
2007 | ||
25 | EE | Haoxing Ren, David Z. Pan, Charles J. Alpert, Gi-Joon Nam, Paul G. Villarrubia: Hippocrates: First-Do-No-Harm Detailed Placement. ASP-DAC 2007: 141-146 |
24 | EE | Shrirang K. Karandikar, Charles J. Alpert, Mehmet Can Yildiz, Paul Villarrubia, Stephen T. Quay, T. Mahmud: Fast Electrical Correction Using Resizing and Buffering. ASP-DAC 2007: 553-558 |
23 | EE | Natarajan Viswanathan, Gi-Joon Nam, Charles J. Alpert, Paul Villarrubia, Haoxing Ren, Chris C. N. Chu: RQL: Global Placement via Relaxed Quadratic Spreading and Linearization. DAC 2007: 453-458 |
22 | EE | Charles J. Alpert, Chris C. N. Chu, Paul G. Villarrubia: The coming of age of physical synthesis. ICCAD 2007: 246-249 |
21 | EE | Charles J. Alpert, Shrirang K. Karandikar, Zhuo Li, Gi-Joon Nam, Stephen T. Quay, Haoxing Ren, Cliff C. N. Sze, Paul G. Villarrubia, Mehmet Can Yildiz: The nuts and bolts of physical synthesis. SLIP 2007: 89-94 |
20 | EE | Haoxing Ren, David Z. Pan, Charles J. Alpert, Paul G. Villarrubia, Gi-Joon Nam: Diffusion-Based Placement Migration With Application on Legalization. IEEE Trans. on CAD of Integrated Circuits and Systems 26(12): 2158-2172 (2007) |
2006 | ||
19 | EE | Gi-Joon Nam, Sherief Reda, Charles J. Alpert, Paul Villarrubia, Andrew B. Kahng: A Fast Hierarchical Quadratic Placement Algorithm. IEEE Trans. on CAD of Integrated Circuits and Systems 25(4): 678-691 (2006) |
18 | EE | Saurabh N. Adya, Igor L. Markov, Paul G. Villarrubia: On whitespace and stability in physical synthesis. Integration 39(4): 340-362 (2006) |
2005 | ||
17 | EE | Haoxing Ren, David Zhigang Pan, Charles J. Alpert, Paul Villarrubia: Diffusion-based placement migration. DAC 2005: 515-520 |
16 | EE | Paul Villarrubia: Physical design tools for hierarchy. ISPD 2005: 184 |
15 | EE | Charles J. Alpert, Andrew B. Kahng, Gi-Joon Nam, Sherief Reda, Paul Villarrubia: A semi-persistent clustering technique for VLSI circuit placement. ISPD 2005: 200-207 |
14 | EE | Gi-Joon Nam, Charles J. Alpert, Paul Villarrubia, Bruce Winter, Mehmet Can Yildiz: The ISPD2005 placement contest and benchmark suite. ISPD 2005: 216-220 |
2004 | ||
13 | EE | Haoxing Ren, David Zhigang Pan, Paul Villarrubia: True crosstalk aware incremental placement with noise map. ICCAD 2004: 402-409 |
12 | EE | Saurabh N. Adya, Mehmet Can Yildiz, Igor L. Markov, Paul Villarrubia, Phiroze N. Parakh, Patrick H. Madden: Benchmarking for large-scale placement and beyond. IEEE Trans. on CAD of Integrated Circuits and Systems 23(4): 472-487 (2004) |
2003 | ||
11 | EE | Saurabh N. Adya, Igor L. Markov, Paul Villarrubia: On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis. ICCAD 2003: 311-319 |
10 | EE | Paul Villarrubia: Important placement considerations for modern VLSI chips. ISPD 2003: 6 |
9 | EE | Saurabh N. Adya, Mehmet Can Yildiz, Igor L. Markov, Paul Villarrubia, Phiroze N. Parakh, Patrick H. Madden: Benchmarking for large-scale placement and beyond. ISPD 2003: 95-103 |
8 | EE | Charles J. Alpert, Gi-Joon Nam, Paul G. Villarrubia: Effective free space management for cut-based placement via analytical constraint generation. IEEE Trans. on CAD of Integrated Circuits and Systems 22(10): 1343-1353 (2003) |
7 | EE | Charles J. Alpert, Jiang Hu, Sachin S. Sapatnekar, Paul Villarrubia: A practical methodology for early buffer and wire resource allocation. IEEE Trans. on CAD of Integrated Circuits and Systems 22(5): 573-583 (2003) |
2002 | ||
6 | EE | Charles J. Alpert, Gi-Joon Nam, Paul Villarrubia: Free space management for cut-based placement. ICCAD 2002: 746-751 |
2001 | ||
5 | EE | Charles J. Alpert, Jiang Hu, Sachin S. Sapatnekar, Paul Villarrubia: A Practical Methodology for Early Buffer and Wire Resource Allocation. DAC 2001: 189-194 |
4 | EE | Charles J. Alpert, Milos Hrkic, Jiang Hu, Andrew B. Kahng, John Lillis, Bao Liu, Stephen T. Quay, Sachin S. Sapatnekar, A. J. Sullivan, Paul Villarrubia: Buffered Steiner trees for difficult instances. ISPD 2001: 4-9 |
2000 | ||
3 | EE | Stephen D. Posluszny, N. Aoki, David Boerstler, P. Coulman, Sang H. Dhong, Brian K. Flachs, H. Peter Hofstee, N. Kojima, Ohsang Kwon, K. Lee, D. Meltzer, Kevin J. Nowka, J. Park, J. Peter, Joel Silberman, Osamu Takahashi, Paul Villarrubia: "Timing closure by design, " a high frequency microprocessor design methodology. DAC 2000: 712-717 |
2 | EE | Wilm E. Donath, Prabhakar Kudva, Leon Stok, Paul Villarrubia, Lakshmi N. Reddy, Andrew Sullivan, Kanad Chakraborty: Transformational Placement and Synthesis. DATE 2000: 194-201 |
1997 | ||
1 | Shervin Hojat, Paul Villarrubia: An Integrated Placement and Synthesis Approach for Timing Closure of PowerPC Microprocessors. ICCD 1997: 206-210 |