dblp.uni-trier.dewww.uni-trier.de

Takeomi Tamesada

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
24EEMasaki Hashizume, Tomomi Nishida, Hiroyuki Yotsuyanagi, Takeomi Tamesada, Yukiya Miura: Current Testable Design of Resistor String DACs. DELTA 2006: 197-200
2005
23EEMasaki Hashizume, Masahiro Ichimiya, Hiroyuki Yotsuyanagi, Takeomi Tamesada: Electric field for detecting open leads in CMOS logic circuits by supply current testing. ISCAS (3) 2005: 2995-2998
2004
22EEMasaki Hashizume, Daisuke Yoneda, Hiroyuki Yotsuyanagi, Tetsuo Tada, Takeshi Koyama, Ikuro Morita, Takeomi Tamesada: I_DDQ Test Method Based on Wavelet Transformation for Noisy Current Measurement Environment. Asian Test Symposium 2004: 112-117
21EEMasaki Hashizume, Tetsuo Akita, Hiroyuki Yotsuyanagi, Takeomi Tamesada: CMOS Open Fault Detection by Appearance Time of Switching Supply Current. DELTA 2004: 183-188
20EEIsao Tsukimoto, Masaki Hashizume, Hiroyuki Yotsuyanagi, Takeomi Tamesada: Practical Fault Coverage of Supply Current Tests for Bipolar ICs. DELTA 2004: 189-194
19EEDaisuke Ezaki, Masaki Hashizume, Hiroyuki Yotsuyanagi, Takeomi Tamesada: A Power Supply Circuit Recycling Charge in Adiabatic Dynamic CMOS Logic Circuits. DELTA 2004: 306-311
18EEMasahiro Ichimiya, Masaki Hashizume, Hiroyuki Yotsuyanagi, Takeomi Tamesada: A test circuit for pin shorts generating oscillation in CMOS logic circuits. Systems and Computers in Japan 35(13): 10-20 (2004)
2003
17EEMasaki Hashizume, Teppei Takeda, Hiroyuki Yotsuyanagi, Takeomi Tamesada, Yukiya Miura, Kozo Kinoshita: A BIST Circuit for IDDQ Tests. Asian Test Symposium 2003: 390-395
2002
16EEHiroyuki Yotsuyanagi, Masaki Hashizume, Takeomi Tamesada: Test Time Reduction for I DDQ Testing by Arranging Test Vectors. Asian Test Symposium 2002: 423-428
15EEHiroyuki Yotsuyanagi, Masaki Hashizume, Taisuke Iwakiri, Masahiro Ichimiya, Takeomi Tamesada: Random Pattern Testability of the Open Defect Detection Method using Application of Time-variable Electric Field. DELTA 2002: 387-391
14EEMasaki Hashizume, Masashi Sato, Hiroyuki Yotsuyanagi, Takeomi Tamesada: Power Supply Circuit for High Speed Operation of Adiabatic Dynamic CMOS Logic Circuits. DELTA 2002: 459-461
2001
13EEMasaki Hashizume, Masahiro Ichimiya, Hiroyuki Yotsuyanagi, Takeomi Tamesada: CMOS Open Defect Detection Based on Supply Current in Time-Variable Electric Field and Supply Voltage Application. Asian Test Symposium 2001: 117-122
12EEHiroyuki Yotsuyanagi, Shinsuke Hata, Masaki Hashizume, Takeomi Tamesada: Sequential Redundancy Removal Using Test Generation and Multiple Unreachable States. Asian Test Symposium 2001: 23-
11EEMasaki Hashizume, Masahiro Ichimiya, Hiroyuki Yotsuyanagi, Takeomi Tamesada: CMOS open defect detection by supply current test. DATE 2001: 509
10EEHiroyuki Yotsuyanagi, Masaki Hashizume, Taisuke Iwakiri, Masahiro Ichimiya, Takeomi Tamesada: Test Pattern for Supply Current Test of Open Defects by Applying Time-Variable Electric Field. DFT 2001: 287-
2000
9EEMasaki Hashizume, Hiroyuki Yotsuyanagi, Masahiro Ichimiya, Takeomi Tamesada, Masashi Takeda: High speed IDDQ test and its testability for process variation. Asian Test Symposium 2000: 344-349
8EEMasaki Hashizume, Hiroyuki Yotsuyanagi, Takeomi Tamesada, Masashi Takeda: Testability Analysis of IDDQ Testing with Large Threshold Value. DFT 2000: 367-375
1999
7EEMasaki Hashizume, Hiroyuki Yotsuyanagi, Takeomi Tamesada: Identification of Feedback Bridging Faults with Oscillation. Asian Test Symposium 1999: 25-
1998
6EEMasaki Hashizume, Yukiya Miura, Masahiro Ichimiya, Takeomi Tamesada, Kozo Kinoshita: A High-Speed IDDQ Sensor for Low-Voltage ICs. Asian Test Symposium 1998: 327-
1997
5EEMasaki Hashizume, Toshimasa Kuchii, Takeomi Tamesada: Supply Current Test for Unit-to-unit Variations of Electrical Characteristics in Gates. Asian Test Symposium 1997: 372-377
1996
4EEToshimasa Kuchii, Masaki Hashizume, Takeomi Tamesada: Algorithmic Test Generation for Supply Current Testing of TTL Combinational Circuits. Asian Test Symposium 1996: 171-176
1994
3 Masaki Hashizume, Takeomi Tamesada, Akio Sakamoto: A Maximum Clique Derivation Algorithm for Simplification of Incompletely Specified Machines. ISCAS 1994: 193-196
1988
2 Masaki Hashizume, Takeomi Tamesada, Kazuhiro Yamada, Masaaki Kawakami: Fault Detection of Combinational Circuits Based on Supply Current. ITC 1988: 374-380
1980
1 Takeomi Tamesada: Sequential Machines Having Quasi-Stable States. IEEE Trans. Computers 29(5): 405-408 (1980)

Coauthor Index

1Tetsuo Akita [21]
2Daisuke Ezaki [19]
3Masaki Hashizume [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24]
4Shinsuke Hata [12]
5Masahiro Ichimiya [6] [9] [10] [11] [13] [15] [18] [23]
6Taisuke Iwakiri [10] [15]
7Masaaki Kawakami [2]
8Kozo Kinoshita [6] [17]
9Takeshi Koyama [22]
10Toshimasa Kuchii [4] [5]
11Yukiya Miura [6] [17] [24]
12Ikuro Morita [22]
13Tomomi Nishida [24]
14Akio Sakamoto [3]
15Masashi Sato [14]
16Tetsuo Tada [22]
17Masashi Takeda [8] [9]
18Teppei Takeda [17]
19Isao Tsukimoto [20]
20Kazuhiro Yamada [2]
21Daisuke Yoneda [22]
22Hiroyuki Yotsuyanagi [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)