2009 | ||
---|---|---|
59 | EE | Mehrtash Manoochehri, Alireza Ejlali, Seyed Ghassem Miremadi: Joint write policy and fault-tolerance mechanism selection for caches in DSM technologies: Energy-reliability trade-off. ISQED 2009: 839-844 |
2008 | ||
58 | EE | Navid Farazmand, Mahdi Fazeli, Seyed Ghassem Miremadi: FEDC: Control Flow Error Detection and Correction for Embedded Systems without Program Interruption. ARES 2008: 33-38 |
57 | EE | Mehdi Dehbashi, Vahid Lari, Seyed Ghassem Miremadi, Mohammad Shokrollah-Shirazi: Fault Effects in FlexRay-Based Networks with Hybrid Topology. ARES 2008: 491-496 |
56 | EE | Nima Mehdizadeh, Mohammad Shokrolah-Shirazi, Seyed Ghassem Miremadi: Analyzing fault effects in the 32-bit OpenRISC 1200 microprocessor. ARES 2008: 648-652 |
55 | EE | Mahdi Fazeli, Seyed Ghassem Miremadi: A Power Efficient Masking Technique for Design of Robust Embedded Systems against SEUs and SET. DFT 2008: 193-201 |
54 | EE | Hamed Tabkhi, Seyed Ghassem Miremadi, Alireza Ejlali: An Asymmetric Checkpointing and Rollback Error Recovery Scheme for Embedded Processors. DFT 2008: 445-453 |
53 | EE | Mahdi Fazeli, S. N. Ahmadian, Seyed Ghassem Miremadi: A Low Energy Soft Error-Tolerant Register File Architecture for Embedded Processors. HASE 2008: 109-116 |
52 | EE | Yasser Sedaghat, Seyed Ghassem Miremadi: Investigation and Reduction of Fault Sensitivity in the FlexRay Communication Controller Registers. SAFECOMP 2008: 153-166 |
51 | EE | Mojtaba Amiri-Kamalabad, Seyed Ghassem Miremadi, Mahdi Fazeli: A Power Efficient Approach to Fault-Tolerant Register File Design. VLSI Design 2008: 21-26 |
50 | EE | Mahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi: Error Detection Enhancement in PowerPC Architecture-based Embedded Processors. J. Electronic Testing 24(1-3): 21-33 (2008) |
2007 | ||
49 | EE | Mostafa Shaad Zolpirani, Mohammad-Mahdi Bidmeshki, Seyed Ghassem Miremadi: The Effect of Routing-Update Time on Network's Performability. AICCSA 2007: 655-658 |
48 | EE | N. Amini, Mahdi Fazeli, Seyed Ghassem Miremadi, M. T. Manzuri: Distance-Based Segmentation: An Energy-Efficient Clustering Hierarchy for Wireless Microsensor Networks. CNSR 2007: 18-25 |
47 | EE | Alireza Ejlali, Bashir M. Al-Hashimi, Paul M. Rosinger, Seyed Ghassem Miremadi: Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks. DATE 2007: 1647-1652 |
46 | EE | Mahdi Fazeli, Ahmad Patooghy, Seyed Ghassem Miremadi, Alireza Ejlali: Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies. DSN 2007: 276-285 |
45 | EE | Mostafa Shaad Zolpirani, Mohammad-Mahdi Bidmeshki, Seyed Ghassem Miremadi: Improving Network's Performability Using Parallel Processing. ICN 2007: 40 |
44 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Costas Argyrides, Dhiraj K. Pradhan: Fast SEU Detection and Correction in LUT Configuration Bits of SRAM-based FPGAs. IPDPS 2007: 1-6 |
43 | EE | Hakem Beitollahi, Seyed Ghassem Miremadi, Geert Deconinck: Fault-Tolerant Earliest-Deadline-First Scheduling Algorithm. IPDPS 2007: 1-6 |
42 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Dhiraj K. Pradhan, Jimson Mathew: Soft Error Mitigation in Switch Modules of SRAM-based FPGAs. ISCAS 2007: 141-144 |
41 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Dhiraj K. Pradhan, Jimson Mathew: CAD-Directed SEU Susceptibility Reduction in FPGA Circuits Designs. ISCAS 2007: 3675-3678 |
40 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Costas Argyrides, Dhiraj K. Pradhan: CLB-based Detection and Correction of Bit-flip faults in SRAM-based FPGAs. ISCAS 2007: 3696-3699 |
39 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Dhiraj K. Pradhan, Jimson Mathew: SEU-Mitigation Placement and Routing Algorithms and Their Impact in SRAM-Based FPGAs. ISQED 2007: 380-385 |
38 | EE | Vahid Lari, Mehdi Dehbashi, Seyed Ghassem Miremadi, Navid Farazmand: Assessment of Message Missing Failures in FlexRay-Based Networks. PRDC 2007: 191-194 |
37 | EE | Ahmad Patooghy, Mahdi Fazeli, Seyed Ghassem Miremadi: A Low-Power and SEU-Tolerant Switch Architecture for Network on Chips. PRDC 2007: 264-267 |
36 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi: Dependability evaluation of Altera FPGA-based embedded systems subjected to SEUs. Microelectronics Reliability 47(2-3): 461-470 (2007) |
2006 | ||
35 | EE | Ahmad Patooghy, Seyed Ghassem Miremadi, A. Javadtalab, Mahdi Fazeli, Navid Farazmand: A Solution to Single Point of Failure Using Voter Replication and Disagreement Detection. DASC 2006: 171-176 |
34 | EE | Yasser Sedaghat, Seyed Ghassem Miremadi, Mahdi Fazeli: A Software-Based Error Detection Technique Using Encoded Signatures. DFT 2006: 389-400 |
33 | EE | Mahdi Kefayati, Hamid R. Rabiee, Seyed Ghassem Miremadi, Ahmad Khonsari: Misbehavior resilient multi-path data transmission in mobile ad-hoc networks. SASN 2006: 91-100 |
32 | EE | Alireza Ejlali, Bashir M. Al-Hashimi, Marcus T. Schmitz, Paul M. Rosinger, Seyed Ghassem Miremadi: Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems. IEEE Trans. VLSI Syst. 14(4): 323-335 (2006) |
31 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi: Hierarchical Set-Associate Cache for High-Performance and Low-Energy Architecture. Journal of Circuits, Systems, and Computers 15(6): 861-880 (2006) |
30 | EE | Amir Rajabzadeh, Seyed Ghassem Miremadi: Transient detection in COTS processors using software approach. Microelectronics Reliability 46(1): 124-133 (2006) |
29 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi: A fault-tolerant cache architecture based on binary set partitioning. Microelectronics Reliability 46(1): 86-99 (2006) |
28 | EE | Amir Rajabzadeh, Seyed Ghassem Miremadi: CFCET: A hardware-based control flow checking technique in COTS processors using execution tracing. Microelectronics Reliability 46(5-6): 959-972 (2006) |
2005 | ||
27 | EE | Mahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi: A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems. DFT 2005: 266-274 |
26 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi: Hierarchical Multiple Associative Mapping in Cache Memories. ECBS 2005: 95-101 |
25 | EE | Reza Farivar, Mahdi Fazeli, Seyed Ghassem Miremadi: Directed Flooding: A Fault-Tolerant Routing Protocol for Wireless Sensor Networks. ICW/ICHSN/ICMCS/SENET 2005: 395-399 |
24 | EE | Alireza Ejlali, Marcus T. Schmitz, Bashir M. Al-Hashimi, Seyed Ghassem Miremadi, Paul M. Rosinger: Energy efficient SEU-tolerance in DVS-enabled real-time systems through information redundancy. ISLPED 2005: 281-286 |
23 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi: Soft Error Mitigation in Cache Memories of Embedded Systems by Means of a Protected Scheme. LADC 2005: 121-130 |
22 | EE | Mahdi Fazeli, Reza Farivar, Shaahin Hessabi, Seyed Ghassem Miremadi: A Fault Tolerant Approach to Object Oriented Design and Synthesis of Embedded Systems. LADC 2005: 143-153 |
21 | EE | Hassan Salmani, Seyed Ghassem Miremadi: Contribution of Controller Area Networks Controllers to Masquerade Failures. PRDC 2005: 310-316 |
20 | EE | Amir Rajabzadeh, Seyed Ghassem Miremadi: A Hardware Approach to Concurrent Error Detection Capability Enhancement in COTS Processors. PRDC 2005: 83-90 |
19 | Hassan Salmani, Seyed Ghassem Miremadi: Assessment of Message Missing Failures in CAN-based Systems. Parallel and Distributed Computing and Networks 2005: 387-392 | |
18 | Hakem Beitollahi, Seyed Ghassem Miremadi: Performance Evaluation of Fault-Tolerant Scheduling Algorithms in Real-Time Multiprocessor Systems. Parallel and Distributed Computing and Networks 2005: 479-484 | |
17 | Somayeh Timarchi, Seyed Ghassem Miremadi, Ali Reza Ejlali: Evaluation of Some Exponential Random Number Generators Implemented by FPGA. Parallel and Distributed Computing and Networks 2005: 578-583 | |
2004 | ||
16 | Hamid R. Zarandi, Seyed Ghassem Miremadi, Shaahin Hessabi, Ali Reza Ejlali: A Mixed-Mode Simulation-Based Environment to Test and Dependability Assessment of HDL Models. ESA/VLSI 2004: 582-588 | |
15 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Hamid Sarbazi-Azad: Fault Detection Enhancement in Cache Memories Using a High Performance Placement Algorithm. IOLTS 2004: 101-108 |
14 | EE | Amir Rajabzadeh, Seyed Ghassem Miremadi, Mirzad Mohandespour: Experimental Evaluation of Master/Checker Architecture Using Power Supply- and Software-Based Fault Injection. IOLTS 2004: 239-246 |
13 | Mohammad Hadi Valavi, Seyed Ghassem Miremadi: Reliability Evaluation Using Fault Trees Based on Monte Carlo Simulation. MSV/AMCS 2004: 477-480 | |
12 | EE | Ghazanfar Asadi, Seyed Ghassem Miremadi, Hamid R. Zarandi, Ali Reza Ejlali: Evaluation of Fault-Tolerant Designs Implemented on SRAM-Based FPGAs. PRDC 2004: 327-332 |
11 | EE | Amir Rajabzadeh, Mirzad Mohandespour, Seyed Ghassem Miremadi: Error Detection Enhancement in COTS Superscalar Processors with Event Monitoring Features. PRDC 2004: 49-54 |
10 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi: A Highly Fault Detectable Cache Architecture for Dependable Computing. SAFECOMP 2004: 45-59 |
9 | EE | Amir Rajabzadeh, Seyed Ghassem Miremadi, Mirzad Mohandespour: Error Detection Enhancement in COTS Superscalar Processors with Performance Monitoring Features. J. Electronic Testing 20(5): 553-567 (2004) |
8 | EE | Alireza Ejlali, Seyed Ghassem Miremadi: FPGA-based Monte Carlo simulation for fault tree analysis. Microelectronics Reliability 44(6): 1017-1028 (2004) |
7 | EE | Alireza Ejlali, Seyed Ghassem Miremadi: FPGA-based fault injection into switch-level models. Microprocessors and Microsystems 28(5-6): 317-327 (2004) |
2003 | ||
6 | EE | Ali Reza Ejlali, Seyed Ghassem Miremadi: Switch-level emulation. DAC 2003: 644-649 |
5 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Ali Reza Ejlali: Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models. DFT 2003: 485-492 |
4 | EE | Ali Reza Ejlali, Seyed Ghassem Miremadi, Hamid R. Zarandi, Ghazanfar Asadi, Siavash Bayat Sarmadi: A Hybrid Fault Injection Approach Based on Simulation and Emulation Co-operation. DSN 2003: 479- |
3 | EE | Seyed Ghassem Miremadi, Ali Reza Ejlali: Switch Level Fault Emulation. FPL 2003: 849-858 |
2 | EE | Hamid R. Zarandi, Seyed Ghassem Miremadi, Ali Reza Ejlali: Fault Injection into Verilog Models for Dependability Evaluation of Digital Systems. ISPDC 2003: 281- |
2002 | ||
1 | EE | Siavash Bayat Sarmadi, Seyed Ghassem Miremadi, Ghazanfar Asadi, Ali Reza Ejlali: Fast Prototyping with Co-operation of Simulation and Emulation. FPL 2002: 15-25 |