dblp.uni-trier.dewww.uni-trier.de

Stephen B. Furber

Steve Furber

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo
Home Page

2008
52EEShufan Yang, Steve Furber, Yebin Shi, Luis A. Plana: An admission control system for QoS provision on a best-effort GALS interconnect. ACSD 2008: 200-207
51EEAlexander D. Rast, Shufan Yang, Mukaram Khan, Stephen B. Furber: Virtual synaptic interconnect using an asynchronous network-on-chip. IJCNN 2008: 2727-2734
50EEXin Jin, Stephen B. Furber, John V. Woods: Efficient modelling of spiking neural networks on a scalable chip multiprocessor. IJCNN 2008: 2812-2819
49EEM. M. Khan, D. R. Lester, Luis A. Plana, Alexander D. Rast, X. Jin, E. Painkras, Stephen B. Furber: SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor. IJCNN 2008: 2849-2856
48EELuis A. Plana, John Bainbridge, Steve Furber, Sean Salisbury, Yebin Shi, Jian Wu: An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator. NOCS 2008: 215-216
47EESteve Furber, Steve Temple: Neural Systems Engineering. Computational Intelligence: A Compendium 2008: 763-796
46EESteve Furber: The Future of Computer Technology and its Implications for the Computer Industry. Comput. J. 51(6): 735-740 (2008)
2007
45EEJo C. Ebergen, Steve Furber, Arash Saifhashemi: Notes On Pulse Signaling. ASYNC 2007: 15-24
44EELuis A. Plana, Stephen B. Furber, Steve Temple, Mukaram Khan, Yebin Shi, Jian Wu, Shufan Yang: A GALS Infrastructure for a Massively Parallel Multiprocessor. IEEE Design & Test of Computers 24(5): 454-463 (2007)
43EEStephen B. Furber, G. Brown, Joy Bose, J. Mike Cumpstey, P. Marshall, Jonathan L. Shapiro: Sparse Distributed Memory Using Rank-Order Neural Codes. IEEE Transactions on Neural Networks 18(3): 648-659 (2007)
2006
42EESteve Furber: Living with Failure: Lessons from Nature? European Test Symposium 2006: 4-8
41EEStephen B. Furber, Steve Temple, A. Brown: On-chip and inter-chip networks for modeling large-scale neural systems. ISCAS 2006
40EEYijun Liu, Steve Furber, Zhenkun Li: The Design of a Dataflow Coprocessor for Low Power Embedded Hierarchical Processing. PATMOS 2006: 425-438
39EEJoy Bose, Stephen B. Furber, Jonathan L. Shapiro: An associative memory for the on-line recognition and prediction of temporal sequences CoRR abs/cs/0611020: (2006)
2005
38EEJoy Bose, Stephen B. Furber, Jonathan L. Shapiro: A Spiking Neural Sparse Distributed Memory Implementation for Learning and Predicting Temporal Sequences. ICANN (1) 2005: 115-120
37EEYijun Liu, Stephen B. Furber: A Low Power Embedded Dataflow Coprocessor. ISVLSI 2005: 246-247
36EEYijun Liu, Stephen B. Furber: The Design of an Asynchronous Carry-Lookahead Adder Based on Data Characteristics. PATMOS 2005: 647-656
35EEJoy Bose, Stephen B. Furber, Jonathan L. Shapiro: A System for Transmitting a Coherent Burst of Activity Through a Network of Spiking Neurons. WIRN/NAIS 2005: 44-48
2004
34EEW. J. Bainbridge, Luis A. Plana, Stephen B. Furber: The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip. DATE 2004: 274-279
33EEYijun Liu, Stephen B. Furber: The design of a low power asynchronous multiplier. ISLPED 2004: 301-306
32EEYijun Liu, Stephen B. Furber: Minimizing the Power Consumption of an Asynchronous Multiplier. PATMOS 2004: 289-300
31EEAlexandre Yakovlev, Stephen B. Furber, René Krenz, Alexandre V. Bystrov: Design and Analysis of a Self-Timed Duplex Communication System. IEEE Trans. Computers 53(7): 798-814 (2004)
30EEStephen B. Furber, John Bainbridge, J. Mike Cumpstey, Steve Temple: Sparse distributed memory using N-of-M codes. Neural Networks 17(10): 1437-1451 (2004)
2003
29EEW. J. Bainbridge, W. B. Toms, David A. Edwards, Stephen B. Furber: Delay-Insensitive, Point-to-Point Interconnect Using M-of-N Codes. ASYNC 2003: 132-140
28EEZ. C. Yu, Stephen B. Furber, Luis A. Plana: An Investigation into the Security of Self-Timed Circuits. ASYNC 2003: 206-215
27EET. Felicijan, Stephen B. Furber: An asynchronous ternary logic signaling system. IEEE Trans. VLSI Syst. 11(6): 1114-1119 (2003)
26EEDaranee Hormdee, Jim D. Garside, Stephen B. Furber: An asynchronous copy-back cache architecture. Microprocessors and Microsystems 27(10): 485-500 (2003)
25EESteve Furber: Editorial. Microprocessors and Microsystems 27(9): 407-408 (2003)
2002
24EEDaranee Hormdee, Jim D. Garside, Stephen B. Furber: An Asynchronous Victim Cache. DSD 2002: 4-11
23EEStephen B. Furber: Validating the AMULET Microprocessors. Comput. J. 45(1): 19-26 (2002)
22EEJohn Bainbridge, Stephen B. Furber: Chain: A Delay-Insensitive Chip Area Interconnect. IEEE Micro 22(5): 16-23 (2002)
2001
21EEW. J. Bainbridge, Stephen B. Furber: Delay Insensitive System-on-Chip Interconnect using 1-of-4 Data Encoding. ASYNC 2001: 118-126
20EEP. A. Riocreux, L. E. M. Brackenbury, J. Mike Cumpstey, Stephen B. Furber: A Low-Power Self-Timed Viterbi Decoder. ASYNC 2001: 15-24
19EEStephen B. Furber, Aristides Efthymiou, Jim D. Garside, David W. Lloyd, Mike J. G. Lewis, Steve Temple: Power Management in the Amulet Microprocessors. IEEE Design & Test of Computers 18(2): 42-52 (2001)
2000
18EEJim D. Garside, W. J. Bainbridge, Andrew Bardsley, David M. Clark, David A. Edwards, Stephen B. Furber, David W. Lloyd, S. Mohammadi, J. S. Pepper, Steve Temple, J. V. Woods, Jianwei Liu, O. Petli: AMULET3i - An Asynchronous System-on-Chip. ASYNC 2000: 162-175
17EEStephen B. Furber, David A. Edwards, Jim D. Garside: AMULET3: A 100 MIPS Asynchronous Embedded Processor. ICCD 2000: 329-334
1999
16EEJim D. Garside, Stephen B. Furber, S.-H. Chung: AMULET3 Revealed. ASYNC 1999: 51-59
1998
15EEW. J. Bainbridge, Stephen B. Furber: Asynchronous Macrocell Interconnect using MARBLE. ASYNC 1998: 122-132
14EESun-Yen Tan, Stephen B. Furber, Wen-Fang Yen: The Design of an Asynchronous VHDL Synthesizer. DATE 1998: 44-51
13 Philip Endecott, Stephen B. Furber: Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language. ESM 1998: 39-43
1997
12EEO. A. Petlin, Stephen B. Furber: Built-In Self-Testing of Micropipelines. ASYNC 1997: 22-29
11EEStephen B. Furber, Jim D. Garside, Steve Temple, Jianwei Liu, P. Day, N. C. Paver: AMULET2e: An Asynchronous Embedded Controller. ASYNC 1997: 290-
10 J. V. Woods, P. Day, Stephen B. Furber, Jim D. Garside, N. C. Paver, Steve Temple: AMULET1: A Asynchronous ARM Microprocessor. IEEE Trans. Computers 46(4): 385-398 (1997)
1996
9 Stephen B. Furber: The Return of Asynchronous Logic. ITC 1996: 938
8EEStephen B. Furber, P. Day: Four-phase micropipeline latch control circuits. IEEE Trans. VLSI Syst. 4(2): 247-253 (1996)
1995
7EEO. A. Petlin, Stephen B. Furber: Scan testing of asynchronous sequential circuits. Great Lakes Symposium on VLSI 1995: 224-229
6EEO. A. Petlin, Stephen B. Furber: Scan testing of micropipelines. VTS 1995: 296-303
1994
5 Stephen B. Furber, P. Day, Jim D. Garside, N. C. Paver, J. V. Woods: AMULET1: A Micropipelined ARM. COMPCON 1994: 476-485
4 Stephen B. Furber, P. Day, Jim D. Garside, N. C. Paver, Steve Temple, J. V. Woods: The Design and Evaluation of an Asynchronous Microprocessor. ICCD 1994: 217-220
1993
3 Stephen B. Furber, Martyn Edwards: Asynchronous Design Methodologies, Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies, Manchester, UK, 31 March - 2 April, 1993 North-Holland 1993
2 Stephen B. Furber, P. Day, Jim D. Garside, N. C. Paver, J. V. Woods: A micropipelined ARM. VLSI 1993: 211-220
1992
1 N. C. Paver, P. Day, Stephen B. Furber, Jim D. Garside, J. V. Woods: Register Locking in an Asynchronous Microprocessor. ICCD 1992: 351-355

Coauthor Index

1John Bainbridge [22] [30] [48]
2W. J. Bainbridge [15] [18] [21] [29] [34]
3Andrew Bardsley [18]
4Joy Bose [35] [38] [39] [43]
5L. E. M. Brackenbury [20]
6A. Brown [41]
7G. Brown [43]
8Alexandre V. Bystrov [31]
9S.-H. Chung [16]
10David M. Clark [18]
11J. Mike Cumpstey [20] [30] [43]
12P. Day [1] [2] [4] [5] [8] [10] [11]
13Jo C. Ebergen [45]
14David A. Edwards [17] [18] [29]
15Martyn Edwards [3]
16Aristides Efthymiou [19]
17Philip Endecott [13]
18T. Felicijan [27]
19Jim D. Garside [1] [2] [4] [5] [10] [11] [16] [17] [18] [19] [24] [26]
20Daranee Hormdee [24] [26]
21X. Jin [49]
22Xin Jin [50]
23M. M. Khan [49]
24Mukaram Khan [44] [51]
25René Krenz [31]
26D. R. Lester [49]
27Mike J. G. Lewis [19]
28Zhenkun Li [40]
29Jianwei Liu [11] [18]
30Yijun Liu [32] [33] [36] [37] [40]
31David W. Lloyd [18] [19]
32P. Marshall [43]
33S. Mohammadi [18]
34E. Painkras [49]
35Nigel C. Paver (N. C. Paver) [1] [2] [4] [5] [10] [11]
36J. S. Pepper [18]
37O. Petli [18]
38O. A. Petlin [6] [7] [12]
39Luis A. Plana [28] [34] [44] [48] [49] [52]
40Alexander D. Rast [49] [51]
41P. A. Riocreux [20]
42Arash Saifhashemi [45]
43Sean Salisbury [48]
44Jonathan L. Shapiro (Jonathan Shapiro) [35] [38] [39] [43]
45Yebin Shi [44] [48] [52]
46Sun-Yen Tan [14]
47Steve Temple [4] [10] [11] [18] [19] [30] [41] [44] [47]
48W. B. Toms [29]
49J. V. Woods [1] [2] [4] [5] [10] [18]
50John V. Woods [50]
51Jian Wu [44] [48]
52Alexandre Yakovlev [31]
53Shufan Yang [44] [51] [52]
54Wen-Fang Yen [14]
55Z. C. Yu [28]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)