dblp.uni-trier.dewww.uni-trier.de

Luis A. Plana

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
12EEShufan Yang, Steve Furber, Yebin Shi, Luis A. Plana: An admission control system for QoS provision on a best-effort GALS interconnect. ACSD 2008: 200-207
11EEM. M. Khan, D. R. Lester, Luis A. Plana, Alexander D. Rast, X. Jin, E. Painkras, Stephen B. Furber: SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor. IJCNN 2008: 2849-2856
10EELuis A. Plana, John Bainbridge, Steve Furber, Sean Salisbury, Yebin Shi, Jian Wu: An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator. NOCS 2008: 215-216
2007
9EELuis A. Plana, Doug Edwards, Sam Taylor, Luis A. Tarazona, Andrew Bardsley: Performance-driven syntax-directed synthesis of asynchronous processors. CASES 2007: 43-47
8EELuis A. Plana, Stephen B. Furber, Steve Temple, Mukaram Khan, Yebin Shi, Jian Wu, Shufan Yang: A GALS Infrastructure for a Massively Parallel Multiprocessor. IEEE Design & Test of Computers 24(5): 454-463 (2007)
2005
7EELuis A. Plana, Sam Taylor, Doug Edwards: Attacking Control Overhead to Improve Synthesised Asynchronous Circuit Performance. ICCD 2005: 703-710
2004
6EEW. J. Bainbridge, Luis A. Plana, Stephen B. Furber: The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip. DATE 2004: 274-279
2003
5EEZ. C. Yu, Stephen B. Furber, Luis A. Plana: An Investigation into the Security of Self-Timed Circuits. ASYNC 2003: 206-215
4EELuis A. Plana, P. A. Riocreux, W. J. Bainbridge, Andrew Bardsley, Steve Temple, Jim D. Garside, Z. C. Yu: SPA - a secure Amulet core for smartcard applications. Microprocessors and Microsystems 27(9): 431-446 (2003)
2002
3EEW. J. Bainbridge, Andrew Bardsley, Steve Temple, Jim D. Garside, P. A. Riocreux, Luis A. Plana: SPA - A Synthesisable Amulet Core for Smartcard pplications. ASYNC 2002: 201-210
1998
2EELuis A. Plana, Steven M. Nowick: Architectural optimization for low-power nonpipelined asynchronous systems. IEEE Trans. VLSI Syst. 6(1): 56-65 (1998)
1996
1EELuis A. Plana, Steven M. Nowick: Concurrency-oriented optimization for low-power asynchronous systems. ISLPED 1996: 151-156

Coauthor Index

1John Bainbridge [10]
2W. J. Bainbridge [3] [4] [6]
3Andrew Bardsley [3] [4] [9]
4Doug Edwards [7] [9]
5Stephen B. Furber (Steve Furber) [5] [6] [8] [10] [11] [12]
6Jim D. Garside [3] [4]
7X. Jin [11]
8M. M. Khan [11]
9Mukaram Khan [8]
10D. R. Lester [11]
11Steven M. Nowick [1] [2]
12E. Painkras [11]
13Alexander D. Rast [11]
14P. A. Riocreux [3] [4]
15Sean Salisbury [10]
16Yebin Shi [8] [10] [12]
17Luis A. Tarazona [9]
18Sam Taylor [7] [9]
19Steve Temple [3] [4] [8]
20Jian Wu [8] [10]
21Shufan Yang [8] [12]
22Z. C. Yu [4] [5]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)