dblp.uni-trier.dewww.uni-trier.de

Kazutami Arimoto

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
18EETakeshi Kumaki, Tetsushi Koide, Hans Jürgen Mattausch, Yasuto Kuroda, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito: Efficient Vertical/Horizontal-Space 1D-DCT Processing Based on Massive-Parallel Matrix-Processing Engine. ISCAS 2007: 525-528
17EEHirokatsu Shirahama, Akira Mochizuki, Takahiro Hanyu, Masami Nakajima, Kazutami Arimoto: Design of a Processing Element Based on Quaternary Differential Logic for a Multi-Core SIMD Processor. ISMVL 2007: 43
16EEHiroki Shimano, Fukashi Morishita, Katsumi Dosaka, Kazutami Arimoto: A Voltage Scalable Advanced DFM RAM with Accelerated Screening for Low Power SoC Platform. IEICE Transactions 90-C(10): 1927-1935 (2007)
15EEKazutami Arimoto, Toshihiro Hattori, Hidehiro Takata, Atsushi Hasegawa, Toru Shimizu: Continuous Design Efforts for Ubiquitous Network Era under the Physical Limitation of Advanced CMOS. IEICE Transactions 90-C(4): 657-665 (2007)
14EEFukashi Morishita, Hideyuki Noda, Isamu Hayashi, Takayuki Gyohten, Mako Okamoto, Takashi Ipposhi, Shigeto Maegawa, Katsumi Dosaka, Kazutami Arimoto: A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI. IEICE Transactions 90-C(4): 765-771 (2007)
13EETakeshi Kumaki, Yasuto Kuroda, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito: Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer. IEICE Transactions 90-D(1): 334-345 (2007)
12EETakeshi Kumaki, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Yasuto Kuroda, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito: Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor. IEICE Transactions 90-D(8): 1312-1315 (2007)
2006
11EETakayuki Gyohten, Fukashi Morishita, Isamu Hayashi, Mako Okamoto, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Yasutaka Horiba: An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design. IEICE Transactions 89-C(11): 1519-1525 (2006)
10EEHideyuki Noda, Katsumi Dosaka, Hans Jürgen Mattausch, Tetsushi Koide, Fukashi Morishita, Kazutami Arimoto: A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC. IEICE Transactions 89-C(11): 1612-1619 (2006)
2005
9EETakeshi Kumaki, Yasuto Kuroda, Tetsushi Koide, Hans Jürgen Mattausch, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito: CAM-based VLSI architecture for Huffman coding with real-time optimization of the code word table [image coding example]. ISCAS (5) 2005: 5202-5205
8EEAkira Yamazaki, Fukashi Morishita, Naoya Watanabe, Teruhiko Amano, Masaru Haraguchi, Hideyuki Noda, Atsushi Hachisuka, Katsumi Dosaka, Kazutami Arimoto, Setsuo Wake, Hideyuki Ozaki, Tsutomu Yoshihara: A Study of Sense-Voltage Margins in Low-Voltage-Operating Embedded DRAM Macros. IEICE Transactions 88-C(10): 2020-2027 (2005)
7EEHideyuki Noda, Kazunari Inoue, Hans Jürgen Mattausch, Tetsushi Koide, Katsumi Dosaka, Kazutami Arimoto, Kazuyasu Fujishima, Kenji Anami, Tsutomu Yoshihara: Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh. IEICE Transactions 88-C(4): 622-629 (2005)
6EEKazunari Inoue, Hideyuki Noda, Kazutami Arimoto, Hans Jürgen Mattausch, Tetsushi Koide: A CAM-Based Signature-Matching Co-processor with Application-Driven Power-Reduction Features. IEICE Transactions 88-C(6): 1332-1342 (2005)
2001
5 Yoshihiro Nagura, Michael Mullins, Anthony Sauvageau, Yoshinoro Fujiwara, Katsuya Furue, Ryuji Ohmura, Tatsunori Komoike, Takenori Okitaka, Tetsushi Tanizaki, Katsumi Dosaka, Kazutami Arimoto, Yukiyoshi Koda, Tetsuo Tada: Test cost reduction by at-speed BISR for embedded DRAMs. ITC 2001: 182-187
1993
4EEMasaki Tsukude, Kazutami Arimoto, Hideto Hidaka, Yasuhiro Konishi, Masanori Hayashikoshi, Katsuhiro Suma, Kazuyasu Fujishima: Highly Reliable Testing of ULSI Memories with On-Chip Voltage-Down Converters. IEEE Design & Test of Computers 10(2): 6-12 (1993)
1992
3 Masaki Tsukude, Kazutami Arimoto, Hideto Hidaka, Yasuhiro Konishi, Masanori Hayashikishi, Katsunori Suma, Kazuyasu Fujishima: A Testing Technique for ULSI Memory with On-Chip Voltage Down Converter. ITC 1992: 615-622
1989
2 Yoshio Matsuda, Kazutami Arimoto, Masaki Tsukude, Tsukasa Oishi, Kazuyasu Fujishima: A New Array Architecture for Parallel Testing in VLSI Memories. ITC 1989: 322-326
1985
1 Hiroshi Miyamoto, Koichiro Mashiko, Yoshikazu Morooka, Kazutami Arimoto, Michihiro Yamada, T. Nakano: Test Pattern Considerations for Fault Tolerant High Density DRAM. ITC 1985: 451-455

Coauthor Index

1Teruhiko Amano [8]
2Kenji Anami [7]
3Katsumi Dosaka [5] [7] [8] [9] [10] [11] [12] [13] [14] [16] [18]
4Kazuyasu Fujishima [2] [3] [4] [7]
5Yoshinoro Fujiwara [5]
6Katsuya Furue [5]
7Takayuki Gyohten [11] [14]
8Atsushi Hachisuka [8]
9Takahiro Hanyu [17]
10Masaru Haraguchi [8]
11Atsushi Hasegawa [15]
12Toshihiro Hattori [15]
13Isamu Hayashi [11] [14]
14Masanori Hayashikishi [3]
15Masanori Hayashikoshi [4]
16Hideto Hidaka [3] [4]
17Yasutaka Horiba [11]
18Kazunari Inoue [6] [7]
19Takashi Ipposhi [14]
20Masakatsu Ishizaki [12] [13]
21Yukiyoshi Koda [5]
22Tetsushi Koide [6] [7] [9] [10] [12] [13] [18]
23Tatsunori Komoike [5]
24Yasuhiro Konishi [3] [4]
25Takeshi Kumaki [9] [12] [13] [18]
26Yasuto Kuroda [9] [12] [13] [18]
27Shigeto Maegawa [14]
28Koichiro Mashiko [1]
29Yoshio Matsuda [2]
30Hans Jürgen Mattausch [6] [7] [9] [10] [12] [13] [18]
31Hiroshi Miyamoto [1]
32Akira Mochizuki [17]
33Fukashi Morishita [8] [10] [11] [14] [16]
34Yoshikazu Morooka [1]
35Michael Mullins [5]
36Yoshihiro Nagura [5]
37Masami Nakajima [17]
38T. Nakano [1]
39Hideyuki Noda [6] [7] [8] [9] [10] [11] [12] [13] [14] [18]
40Ryuji Ohmura [5]
41Tsukasa Oishi [2]
42Mako Okamoto [11] [14]
43Takenori Okitaka [5]
44Hideyuki Ozaki [8]
45Kazunori Saito [9] [12] [13] [18]
46Anthony Sauvageau [5]
47Hiroki Shimano [16]
48Toru Shimizu [15]
49Hirokatsu Shirahama [17]
50Katsuhiro Suma [4]
51Katsunori Suma [3]
52Tetsuo Tada [5]
53Hidehiro Takata [15]
54Tetsushi Tanizaki [5]
55Masaki Tsukude [2] [3] [4]
56Setsuo Wake [8]
57Naoya Watanabe [8]
58Michihiro Yamada [1]
59Akira Yamazaki [8]
60Tsutomu Yoshihara [7] [8]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)