dblp.uni-trier.dewww.uni-trier.de

Davide Pandini

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
25EENikolaos Andrikos, Luciano Lavagno, Davide Pandini, Christos P. Sotiriou: A Fully-Automated Desynchronization Flow for Synchronous Circuits. DAC 2007: 982-985
24EECristiano Forzan, Davide Pandini: Why we need statistical static timing analysis. ICCD 2007: 91-96
23EEDavide Pandini: Innovative Design Platforms for Reliable SoCs in Advanced Nanometer Technologies. IOLTS 2007: 254
22EEAngelo P. E. Rosiello, Fabrizio Ferrandi, Davide Pandini, Donatella Sciuto: A Hash-based Approach for Functional Regularity Extraction During Logic Synthesis. ISVLSI 2007: 92-97
21EEDavide Pandini, Guido A. Repetto, Vincenzo Sinisi: Clock Distribution Techniques for Low-EMI Design. PATMOS 2007: 201-210
20EEDavide Pandini: Statistical Static Timing Analysis: A New Approach to Deal with Increased Process Variability in Advanced Nanometer Technologies. PATMOS 2007: 577
19EEDavide Pandini, Giuseppe Desoli, Alessandro Cremonesi: Computing and design for software and silicon manufacturing. VLSI-SoC 2007: 122-127
18EECristiano Forzan, Davide Pandini: Modeling the Non-Linear Behavior of Library Cells for an Accurate Static Noise Analysis CoRR abs/0710.4639: (2007)
2006
17EEL. Necchi, Luciano Lavagno, Davide Pandini, Laura Vanzago: An ultra-low energy asynchronous processor for Wireless Sensor Networks. ASYNC 2006: 78-85
16EEDavide Pandini, Guido A. Repetto: Spectral Analysis of the On-Chip Waveforms to Generate Guidelines for EMC-Aware Design. PATMOS 2006: 532-542
15EECristiano Forzan, Davide Pandini, Mariagrazia Graziano: Power Supply Selective Mapping for Accurate Timing Analysis. J. Low Power Electronics 2(1): 105-112 (2006)
2005
14EECristiano Forzan, Davide Pandini: A complete methodology for an accurate static noise analysis. ACM Great Lakes Symposium on VLSI 2005: 302-307
13EECristiano Forzan, Davide Pandini: Modeling the Non-Linear Behavior of Library Cells for an Accurate Static Noise Analysis. DATE 2005: 982-983
12EEMariagrazia Graziano, Cristiano Forzan, Davide Pandini: Power Supply Selective Mapping for Accurate Timing Analysis. PATMOS 2005: 267-276
2004
11EELuca Macchiarulo, Consolato F. Caccamo, Davide Pandini: A comparison between mask- and field-programmable routing structures on industrial FPGA architectures. ACM Great Lakes Symposium on VLSI 2004: 436-439
10EEDavide Pandini, Cristiano Forzan, Livio Baldi: Design Methodologies and Architecture Solutions for High-Performance Interconnects. ICCD 2004: 152-159
2003
9EEDavide Pandini, Lawrence T. Pileggi, Andrzej J. Strojwas: Bounding the efforts on congestion optimization for physical synthesis. ACM Great Lakes Symposium on VLSI 2003: 7-10
8EEDavide Pandini, Lawrence T. Pileggi, Andrzej J. Strojwas: Global and local congestion optimization in technology mapping. IEEE Trans. on CAD of Integrated Circuits and Systems 22(4): 498-505 (2003)
2002
7EEDavide Pandini, Lawrence T. Pileggi, Andrzej J. Strojwas: Congestion-Aware Logic Synthesis. DATE 2002: 664-671
6EEDavide Pandini, Lawrence T. Pileggi, Andrzej J. Strojwas: Understanding and addressing the impact of wiring congestion during technology mapping. ISPD 2002: 131-136
2000
5EEBruno Franzini, Cristiano Forzan, Davide Pandini, Primo Scandolara, Alessandro Dal Fabbro: Crosstalk Aware Static Timing Analysis: A Two Step Approach. ISQED 2000: 499-504
1998
4 Davide Pandini, Primo Scandolara, Carlo Guardiani: Reduced Order Macromodel of Coupled Interconnects for Timing and Functional Verification of Sub Half-micron IC Designs. ASP-DAC 1998: 45-50
1995
3EEEnrico Malavasi, Davide Pandini: Optimum CMOS stack generation with analog constraints. IEEE Trans. on CAD of Integrated Circuits and Systems 14(1): 107-122 (1995)
1994
2EEEdoardo Charbon, Enrico Malavasi, Davide Pandini, Alberto L. Sangiovanni-Vincentelli: Simultaneous Placement and Module Optimization of Analog IC's. DAC 1994: 31-35
1993
1 Valentino Liberali, Enrico Malavasi, Davide Pandini: Automatic Generation of Transistor Stacks for CMOS Analog Layout. ISCAS 1993: 2098-2102

Coauthor Index

1Nikolaos Andrikos [25]
2Livio Baldi [10]
3Consolato F. Caccamo [11]
4Edoardo Charbon [2]
5Alessandro Cremonesi [19]
6Giuseppe Desoli [19]
7Alessandro Dal Fabbro [5]
8Fabrizio Ferrandi [22]
9Cristiano Forzan [5] [10] [12] [13] [14] [15] [18] [24]
10Bruno Franzini [5]
11Mariagrazia Graziano (M. Graziano) [12] [15]
12Carlo Guardiani [4]
13Luciano Lavagno [17] [25]
14Valentino Liberali [1]
15Luca Macchiarulo [11]
16Enrico Malavasi [1] [2] [3]
17L. Necchi [17]
18Lawrence T. Pileggi (Larry T. Pileggi, Lawrence T. Pillage) [6] [7] [8] [9]
19Guido A. Repetto [16] [21]
20Angelo P. E. Rosiello [22]
21Alberto L. Sangiovanni-Vincentelli [2]
22Primo Scandolara [4] [5]
23Donatella Sciuto [22]
24Vincenzo Sinisi [21]
25Christos P. Sotiriou [25]
26Andrzej J. Strojwas [6] [7] [8] [9]
27Laura Vanzago [17]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)