Volume 3,
Number 1/2,
2007
- Christian W. Probst, Ulrich Kremer, Luca Benini, Peter Schelkens:
Power-aware computing systems.
3-7
Electronic Edition (link) BibTeX
- Jerry Hom, Ulrich Kremer:
Inter-program optimisations for disk energy reduction.
8-16
Electronic Edition (link) BibTeX
- Vasanth Venkatachalam, Michael Franz, Christian W. Probst:
A new way of estimating compute-boundedness and its application to dynamic voltage scaling.
17-30
Electronic Edition (link) BibTeX
- Chunling Hu, Daniel A. Jiménez, Ulrich Kremer:
An evaluation infrastructure for power and energy optimisations.
31-42
Electronic Edition (link) BibTeX
- Giacomo Paci, Francesco Poletti, Luca Benini, Paul Marchal:
Exploring temperature-aware design in low-power MPSoCs.
43-51
Electronic Edition (link) BibTeX
- Aman Gayasen, Suresh Srinivasan, Narayanan Vijaykrishnan, Mahmut T. Kandemir:
Design of power-aware FPGA fabrics.
52-64
Electronic Edition (link) BibTeX
- Nevine AbouGhazaleh, Bruce R. Childers, Daniel Mossé, Rami G. Melhem:
Power management in external memory using PA-CDRAM.
65-72
Electronic Edition (link) BibTeX
- José L. Ayala, Marisa López-Vallejo, David Atienza, Praveen Raghavan, Francky Catthoor, Diederik Verkest:
Energy-aware compilation and hardware design for VLIW embedded systems.
73-82
Electronic Edition (link) BibTeX
- Gaurav Singh, Sandeep K. Shukla:
Algorithms for low power hardware synthesis from Concurrent Action Oriented Specifications (CAOS).
83-92
Electronic Edition (link) BibTeX
- Matthias Grumer, Christian Steger, Manuel Wendt, Andreas Mühlberger, Ulrich Neffe:
Horizontal and vertical HW/SW co-design flows for power aware smart card designs.
93-106
Electronic Edition (link) BibTeX
Volume 3,
Number 3,
2008
- Andreas Wieferink, Tim Kogel, Olaf Zerres, Rainer Leupers, Heinrich Meyr:
SoC multiprocessor debugging and synchronisation using generic dynamic-connect debugger frontends.
109-118
Electronic Edition (link) BibTeX
- Jong-eun Lee, Kiyoung Choi, Nikil Dutt:
Evaluating memory architectures for media applications on Coarse-grained Reconfigurable Architectures.
119-127
Electronic Edition (link) BibTeX
- Vikram Chandrasekhar, Frank Livingston, Joseph R. Cavallaro:
Reducing dynamic power consumption in next generation DS-CDMA mobile communication receivers.
128-140
Electronic Edition (link) BibTeX
- Miquel Pericàs, Eduard Ayguadé, Javier Zalamea, Josep Llosa, Mateo Valero:
Power-efficient VLIW design using clustering and widening.
141-149
Electronic Edition (link) BibTeX
- Tim Kogel, Malte Doerper, Torsten Kempf, Andreas Wieferink, Rainer Leupers, Heinrich Meyr:
Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips.
150-159
Electronic Edition (link) BibTeX
- Pablo Robelly, Gordon Cichon, H. Ahlendorf, Gerhard Fettweis:
A HW/SW design methodology for embedded SIMD vector signal processors.
160-169
Electronic Edition (link) BibTeX
- Steven Derrien, Alexandru Turjan, Claudiu Zissulescu, Bart Kienhuis, Ed F. Deprettere:
Deriving efficient control in Process Networks with Compaan/Laura.
170-180
Electronic Edition (link) BibTeX
- Andy D. Pimentel:
The Artemis workbench for system-level performance evaluation of embedded systems.
181-196
Electronic Edition (link) BibTeX
Copyright © Sun May 17 00:02:00 2009
by Michael Ley (ley@uni-trier.de)