dblp.uni-trier.dewww.uni-trier.de

Steven Derrien

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
14EESteven Derrien, Alexandru Turjan, Claudiu Zissulescu, Bart Kienhuis, Ed F. Deprettere: Deriving efficient control in Process Networks with Compaan/Laura. IJES 3(3): 170-180 (2008)
2007
13EERayan Chikhi, Steven Derrien, Auguste Noumsi, Patrice Quinton: Combining Flash Memory and FPGAs to Efficiently Implement a Massively Parallel Algorithm for Content-Based Image Retrieval. ARC 2007: 247-258
12EESteven Derrien, Patrice Quinton: Parallelizing HMMER for Hardware Acceleration on FPGAs. ASAP 2007: 10-17
2006
11EEAuguste Noumsi, Steven Derrien, Patrice Quinton: Acceleration of a content-based image-retrieval application on the RDISK cluster. IPDPS 2006
2005
10EEAlain Darte, Steven Derrien, Tanguy Risset: Hardware/Software Interface for Multi-Dimensional Processor Arrays. ASAP 2005: 28-35
9EEStéphane Guyetant, Mathieu Giraud, Ludovic L'Hours, Steven Derrien, Stéphane Rubini, Dominique Lavenier, Frédéric Raimbault: Cluster of re-configurable nodes for scanning large genomic banks. Parallel Computing 31(1): 73-96 (2005)
2003
8 Dominique Lavenier, Stéphane Guyetant, Steven Derrien, Stéphane Rubini: A Reconfigurable Parallel Disk System for Filtering Genomic Banks. Engineering of Reconfigurable Systems and Algorithms 2003: 154-166
2002
7EESanjay V. Rajopadhye, Steven Derrien: Energy/Power Estimation of Regular Processor Arrays. ISSS 2002: 50-55
2001
6EESteven Derrien, Sanjay V. Rajopadhye: Loop Tiling for Reconfigurable Accelerators. FPL 2001: 398-408
5 Steven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay: Combined instruction and loop parallelism in array synthesis for FPGAs. ISSS 2001: 165-170
2000
4EESteven Derrien, Sanjay V. Rajopadhye: FCCMS and the Memory Wall. FCCM 2000: 329-330
3 Steven Derrien, Kurt Konolige: Approximating a Single Viewpoint in Panoramic Imaging Devices. ICRA 2000: 3931-3938
2EESteven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay: Optimal Partitioning for FPGA Based Regular Array Implementations. PARELEC 2000: 155-159
1 Steven Derrien, Tanguy Risset: Interfacing compiled FPGA programs: the MMAlpha approach. PDPTA 2000

Coauthor Index

1Rayan Chikhi [13]
2Alain Darte [10]
3Ed F. Deprettere [14]
4Mathieu Giraud [9]
5Stéphane Guyetant [8] [9]
6Bart Kienhuis [14]
7Kurt Konolige [3]
8Ludovic L'Hours [9]
9Dominique Lavenier [8] [9]
10Auguste Noumsi [11] [13]
11Patrice Quinton [11] [12] [13]
12Frédéric Raimbault [9]
13Sanjay V. Rajopadhye [2] [4] [5] [6] [7]
14Tanguy Risset [1] [10]
15Stéphane Rubini [8] [9]
16Susmita Sur-Kolay [2] [5]
17Alexandru Turjan [14]
18Claudiu Zissulescu [14]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)