dblp.uni-trier.dewww.uni-trier.de

Peter W. Cook

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2003
9EEKoushik K. Das, Rajiv V. Joshi, Ching-Te Chuang, Peter W. Cook, Richard B. Brown: New optimal design strategies and analysis of ultra-low leakage circuits for nano-scale SOI technology. ISLPED 2003: 168-171
8EEDavid H. Albonesi, Rajeev Balasubramonian, Steve Dropsho, Sandhya Dwarkadas, Eby G. Friedman, Michael C. Huang, Volkan Kursun, Grigorios Magklis, Michael L. Scott, Greg Semeraro, Pradip Bose, Alper Buyuktosunoglu, Peter W. Cook, Stanley Schuster: Dynamically Tuning Processor Resources with Adaptive Processing. IEEE Computer 36(12): 49-58 (2003)
2002
7EEHans M. Jacobson, Prabhakar Kudva, Pradip Bose, Peter W. Cook, Stanley Schuster: Synchronous Interlocked Pipelines. ASYNC 2002: 3-12
6EEAlper Buyuktosunoglu, David H. Albonesi, Pradip Bose, Peter W. Cook, Stanley Schuster: Tradeoffs in power-efficient issue queue design. ISLPED 2002: 184-189
5EEPradip Bose, David Brooks, Alper Buyuktosunoglu, Peter W. Cook, K. Das, Philip G. Emma, Michael Gschwind, Hans M. Jacobson, Tejas Karkhanis, Prabhakar Kudva, Stanley Schuster, James E. Smith, Viji Srinivasan, Victor V. Zyuban, David H. Albonesi, Sandhya Dwarkadas: Early-Stage Definition of LPX: A Low Power Issue-Execute Processor. PACS 2002: 1-17
2001
4EEAlper Buyuktosunoglu, David H. Albonesi, Stanley Schuster, David Brooks, Pradip Bose, Peter W. Cook: A circuit level implementation of an adaptive issue queue for power-aware microprocessors. ACM Great Lakes Symposium on VLSI 2001: 73-78
2000
3EEAlper Buyuktosunoglu, Stanley Schuster, David Brooks, Pradip Bose, Peter W. Cook, David H. Albonesi: An Adaptive Issue Queue for Reduced Power at High Performance. PACS 2000: 25-39
2EEDavid Brooks, Pradip Bose, Stanley Schuster, Hans M. Jacobson, Prabhakar Kudva, Alper Buyuktosunoglu, John-David Wellman, Victor V. Zyuban, Manish Gupta, Peter W. Cook: Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. IEEE Micro 20(6): 26-44 (2000)
1984
1 Peter W. Cook: Constraint Solver for Generalized IC Layout. IBM Journal of Research and Development 28(5): 581-589 (1984)

Coauthor Index

1David H. Albonesi [3] [4] [5] [6] [8]
2Rajeev Balasubramonian [8]
3Pradip Bose [2] [3] [4] [5] [6] [7] [8]
4David Brooks [2] [3] [4] [5]
5Richard B. Brown [9]
6Alper Buyuktosunoglu [2] [3] [4] [5] [6] [8]
7Ching-Te Chuang [9]
8K. Das [5]
9Koushik K. Das [9]
10Steven G. Dropsho (Steve Dropsho) [8]
11Sandhya Dwarkadas [5] [8]
12Philip G. Emma [5]
13Eby G. Friedman [8]
14Michael Gschwind [5]
15Manish Gupta [2]
16Michael C. Huang [8]
17Hans M. Jacobson [2] [5] [7]
18Rajiv V. Joshi [9]
19Tejas Karkhanis [5]
20Prabhakar Kudva [2] [5] [7]
21Volkan Kursun [8]
22Grigorios Magklis [8]
23Stanley Schuster [2] [3] [4] [5] [6] [7] [8]
24Michael L. Scott [8]
25Greg Semeraro [8]
26James E. Smith [5]
27Viji Srinivasan [5]
28John-David Wellman [2]
29Victor V. Zyuban [2] [5]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)